| Electronic Components Datasheet Search |
|
STM32U375CE Datasheet(PDF) 164 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U375CE Datasheet(HTML) 164 Page - STMicroelectronics |
|
164 / 222 page ![]() • Measurement points done at 0.5 × VDD level • I/O compensation cell activated • HSLV activated when VDD ≤ 2.7 V • Voltage scaling range 1 Refer to Table 86. I/O static characteristics for more details on the input/output alternate function characteristics. Table 111. OCTOSPI characteristics in SDR mode Measured values in this table apply to Octo- and Quad-SPI data modes. Delay block bypassed. Evaluated by characterization. Not tested in production. Symbol Parameter Conditions Min Typ Max Unit f(CLK) OCTOSPI clock frequency 2.7 V < VDDIOX < 3.6 V Voltage range 1 CL = 15 pF - - 96 MHz 1.71 V < VDDIOX < 3.6 V Voltage range 1 CL = 15 pF - - 93 1.71 V < VDDIOX < 3.6 V Voltage range 2 CL = 15 pF - - 48 1.08 V ≤ VDDIO2 ≤ 1.32 V CL = 15 pF - - 15 tw(CLKH) OCTOSPI clock high and low time (even division) PRESCALER[7:0] = n (n = 0, 1, 3, 5,..255) t(CLK)/2 - 0.5 - t(CLK)/2 ns tw(CLKL) tw(CLKH) OCTOSPI clock high and low time (odd division) PRESCALER[7:0] = n (n = 2, 4, 6,..254) (n/2) × t(CLK)/(n+1) - 0.5 - (n/2) × t(CLK)/ (n+1) tw(CLKL) ((n/2)+1) × t(CLK)/ (n+1) - 0.5 - ((n/2)+1) × t(CLK)/(n+1) ts(DQ) Data input setup time Voltage range 1 3 - - Voltage range 2 5 - - th(DQ) Data input hold time Voltage range 1 3 - - Voltage range 2 3.5 - - tv(OUT) Data output valid time Voltage range 1 - 1 3 Voltage range 2 - 1.5 3.5 th(OUT) Data output hold time Voltage range 1 0 - - Voltage range 2 0 - - Table 112. OCTOSPI characteristics in DTR mode (no DQS) Measured values in this table apply to Octo- and Quad-SPI data modes. Delay block bypassed. Evaluated by characterization. Not tested in production. Symbol Parameter Conditions Min Typ Max Unit f(CLK) OCTOSPI clock frequency 1.71 V < VDDIOX < 3.6 V Voltage range 1 CL = 15 pF - - 48(1) MHz 1.71 V < VDDIOX < 3.6 V Voltage range 2 CL = 15 pF - - 24(1) 1.08 V ≤ VDDIO2 ≤ 1.32 V CL = 15 pF - - 15(1) tw(CLKH) OCTOSPI clock high and low time (even division) PRESCALER[7:0] = n (n = 0, 1, 3, 5,..255) t(CLK)/2 - 0.5 - t(CLK)/2 + 0.5 ns tw(CLKL) STM32U375xx Electrical characteristics DS14861 - Rev 2 page 164/222 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |