Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F72115D160FPV Datasheet(PDF) 36 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 36 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 32Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 33Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 34Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 35Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 36Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 37Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 38Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 39Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 40Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 1228 page
background image
Section 1 Overview
Rev. 2.00 May. 08, 2008 Page 12 of 1200
REJ09B0344-0200
Classification
Symbol
I/O
Name
Function
DQMLL
O
Byte select
Selects bits D7 to D0 when SDRAM
is connected.
DQMLU
O
Byte select
Selects bits D15 to D8 when
SDRAM is connected.
RASL
O
RAS
Connected to the
RAS pin when
SDRAM is connected.
CASL
O
CAS
Connected to the
CAS pin when
SDRAM is connected.
CKE
O
CK enable
Connected to the CKE pin when
SDRAM is connected.
Bus control
REFOUT
O
Refresh request
Request signal for refresh execution.
DREQ3 to
DREQ0
I
DMA-transfer
request
Input pins to receive external
requests for DMA transfer.
DACK3 to
DACK0
O
DMA-transfer
request accept
Output pins for signals indicating
acceptance of external requests
from external devices.
Direct memory
access controller
(DMAC)
TEND1, TEND0 O
DMA-transfer end
output
Output pins for DMA transfer end.
TCLKA,
TCLKB,
TCLKC,
TCLKD
I
MTU2 timer clock
input
External clock input pins for the
timer.
TIOC0A,
TIOC0B,
TIOC0C,
TIOC0D
I/O
MTU2 input
capture/output
compare
(channel 0)
The TGRA_0 to TGRD_0 input
capture input/output compare
output/PWM output pins.
TIOC1A,
TIOC1B
I/O
MTU2 input
capture/output
compare
(channel 1)
The TGRA_1 and TGRB_1 input
capture input/output compare
output/PWM output pins.
Multi-function
timer pulse unit
2 (MTU2)
TIOC2A,
TIOC2B
I/O
MTU2 input
capture/output
compare
(channel 2)
The TGRA_2 and TGRB_2 input
capture input/output compare
output/PWM output pins.
TIOC3A,
TIOC3B,
TIOC3C,
TIOC3D
I/O
MTU2 input
capture/output
compare
(channel 3)
The TGRA_3 to TGRD_3 input
capture input/output compare
output/PWM output pins.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com