Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F72115D160FPV Datasheet(PDF) 31 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 31 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 27Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 28Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 29Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 30Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 31Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 32Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 33Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 34Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 35Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 1228 page
background image
Section 1 Overview
Rev. 2.00 May. 08, 2008 Page 7 of 1200
REJ09B0344-0200
1.2
Block Diagram
SH-2A
CPU core
WAVE
interface
(WAVEIF)
WAVE input/output
CPU bus
(C bus)
(I clock)
ROM
Cache
On-chip ROM
512 Kbytes
On-chip RAM
32 Kbytes
User break
controller
(UBC)
Advanced
user debuger II
(AUD-II)
Bus state
controller
(BSC)
Peripheral
bus controller
Direct memory
access controller
(DMAC)
Pin function
controller
(PFC)
I/O ports
Clock pulse
generator (CPG)
Interrupt
controller
(INTC)
Multi-function
timer pulse
unit 2
subset
(MTU2S)
Multi-function
timer pulse
unit 2
(MTU2)
Port output
enable 2
(POE2)
Compare
match timer
(CMT)
CPU memory access bus (M bus)
Internal bus (I bus) (B clock)
Peripheral bus (P clock)
Port
Port
Port
Port
Port
Port
General input/output
EXTAL input,
XTAL output,
CK input/output,
Clock mode input
RES input,
MRES input,
NMI input,
IRQ input,
IRQOUT output
Timer pulse
input/output
Timer pulse
input/output
POE input
Port
External bus input/output
External bus width mode input
UBCTRG output
DREQ input
DACK output
TEND output
Watchdog
timer
(WDT)
Port
WDTOVF output
Serial
communication
interface
with FIFO
(SCIF)
Port
Port
Serial input/output
I2C bus
interface 3
(IIC3)
Port
I2C bus
input/output
12-bit
A/D converter
(ADC)
Port
Analog input,
ADTRG input
8-bit
D/A converter
(DAC)
Port
Analog output
Power-down
mode
control
High-performance
user debugging
interface
(H-UDI)
Port
JTAG input/output
CPU instruction fetch bus (F bus)
Figure 1.1 Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com