UM0434 datasheet(42/390 Pages) STMICROELECTRONICS

42 / 390 page

UM0434

43/391

–

TLB configuration registers (TLB0CFG and TLB1CFG). Read-only registers

that allow software to query the configuration of the TLBs.

–

System version register (SVR). A read-only register that identifies the version

(model) and revision level of the system that includes an e200z3 processor.

Note:

Although other processors may implement similar or identical registers, it is not guaranteed

that the implementation of e200z3-core-specific registers is consistent among PowerPC

processors.

All e200z3 SPR definitions comply with the Book E definitions.

4.3

e200z3-Specific Device Control Registers

In addition to the SPRs, implementations may also implement one or more device control

registers (DCRs). The e200z3 core implements a set of device control registers to perform a

parallel signature in the parallel signature unit (PSU). These registers may not be supported

by other PowerPC processors. For details, see

Chapter 4.19: Parallel signature unit

registers on page 103.”

4.4

Processor control registers

This section discusses machine state, processor ID, processor version, and system version

registers.

4.4.1

Machine state register (MSR)

The MSR, shown in

Figure 6, defines the state of the processor. Chapter 6: Interrupts and

exceptions,” describes how the MSR is affected by interrupts.

Table 6.

Machine state register (MSR)

MSR fields are described in

Table 7.

Field

—

UCLESPE

—

WE CE — EE PR FP ME FE0 — DE FE1

—

IS DS

—

Reset

All zeros

R/W

Table 7.

MSR field descriptions

Bits

Name

Description

32–36

—

Reserved, should be cleared.

UCLE

User cache lock enable.

0 Execution of the cache locking instructions is disabled in user mode

(MSR[PR] = 1).

Instead, the data storage interrupt is taken, and ILK or DLK is set in the ESR.

1 Execution of the cache lock instructions is enabled in user mode.

UM0434 Datasheet(PDF) 42 Page - STMicroelectronics

UM0434 Datasheet(HTML) 42 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL