Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP4CE40 Datasheet(PDF) 102 Page - Altera Corporation

Part # EP4CE40
Description  Cyclone IV Device Handbook, Volume 1
PDF  488 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP4CE40 Datasheet(HTML) 102 Page - Altera Corporation

Back Button EP4CE40 Datasheet HTML 98Page - Altera Corporation EP4CE40 Datasheet HTML 99Page - Altera Corporation EP4CE40 Datasheet HTML 100Page - Altera Corporation EP4CE40 Datasheet HTML 101Page - Altera Corporation EP4CE40 Datasheet HTML 102Page - Altera Corporation EP4CE40 Datasheet HTML 103Page - Altera Corporation EP4CE40 Datasheet HTML 104Page - Altera Corporation EP4CE40 Datasheet HTML 105Page - Altera Corporation EP4CE40 Datasheet HTML 106Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 488 page
background image
5–40
Chapter 5: Clock Networks and PLLs in Cyclone IV Devices
PLL Reconfiguration
Cyclone IV Device Handbook,
October 2012
Altera Corporation
Volume 1
Table 5–13 lists the PLL counter selection based on the corresponding
PHASECOUNTERSELECT
setting.
To perform one dynamic phase-shift, follow these steps:
1. Set PHASEUPDOWN and PHASECOUNTERSELECT as required.
2. Assert PHASESTEP for at least two SCANCLK cycles. Each PHASESTEP pulse allows one
phase shift.
3. Deassert PHASESTEP after PHASEDONE goes low.
4. Wait for PHASEDONE to go high.
5. Repeat steps 1 through 4 as many times as required to perform multiple phase-
shifts.
PHASEUPDOWN
and PHASECOUNTERSELECT signals are synchronous to SCANCLK and must
meet the tsu and th requirements with respect to the SCANCLK edges.
1 You can repeat dynamic phase-shifting indefinitely. For example, in a design where
the VCO frequency is set to 1,000 MHz and the output clock frequency is set to
100 MHz, performing 40 dynamic phase shifts (each one yields 125 ps phase shift)
results in shifting the output clock by 180
°, in other words, a phase shift of 5 ns.
scanclk
Free running clock from core used in
combination with phasestep to enable or
disable dynamic phase shifting. Shared with
scanclk
for dynamic reconfiguration.
GCLK or I/O pins
PLL
reconfiguration
circuit
phasedone
When asserted, it indicates to core logic that
the phase adjustment is complete and PLL is
ready to act on a possible second adjustment
pulse. Asserts based on internal PLL timing.
De
-asserts on the rising edge of scanclk.
PLL reconfiguration
circuit
Logic array or
I/O pins
Table 5–12. Dynamic Phase Shifting Control Signals (Part 2 of 2)
Signal Name
Description
Source
Destination
Table 5–13. Phase Counter Select Mapping
phasecounterselect
Selects
[2]
[1]
[0]
0
0
0
All Output Counters
0
0
1
M Counter
0
1
0
C0 Counter
0
1
1
C1 Counter
1
0
0
C2 Counter
1
0
1
C3 Counter
1
1
0
C4 Counter



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com