| Electronic Components Datasheet Search |
|
STM32U375CE Datasheet(PDF) 174 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32U375CE Datasheet(HTML) 174 Page - STMicroelectronics |
|
174 / 222 page ![]() Table 121. SPI characteristics Evaluated by characterization. Not tested in production. Symbol Parameter Conditions Min Typ Max Unit fSCK SPI clock frequency Master mode,1.71 V ≤ VDDIOX ≤ 3.6 V, Voltage range 1 - - 48/33(1) MHz Slave receiver mode, 1.71 V ≤ VDDIOX ≤ 3.6 V, Voltage range 1 - - 96 Slave mode transmitter/full duplex(3), 1.71 V ≤ VDDIOX ≤ 3.6 V, Voltage range 1 - - 33/25(2) Slave mode transmitter/full duplex(3), 2.7 V ≤ VDDIOX ≤ 3.6 V, voltage range 1 - - 31 Master or slave mode, 1.71 V ≤ VDDIOX ≤ 3.6 V, Voltage range 2 - - 24/18.5(2) Master or slave mode, 1.08 V ≤ VDDIO2 ≤ 1.32 V(4) - - 15 tsu(NSS) NSS setup time Slave mode 4 x TPCLK - - ns th(NSS) NSS hold time Slave mode 2 x TPCLK - - tw(SCKH) tw(SCKL) SCK high and low time Master mode(5) tSCK - 1 tSCK tSCK + 1 tsu(MI) Data input setup time Master mode 3.5 - - tsu(SI) Slave mode 2.5 - - th(MI) Data input hold time Master mode 3 - - th(SI) Slave mode 1 - - ta(SO) Data output access time Slave mode 12 14.5 28 tdis(SO) Data output disable time Slave mode 7 14 28 tv(SO) Data output valid time Slave mode, 2.7 V ≤ VDDIOX ≤ 3.6 V, Voltage range 1 - 12 16 ns Slave mode, 1.71 V ≤ VDDIOX < 2.7 V, Voltage range 1 - 12 15/20(2) Slave mode, 1.71 V ≤ VDDIOX ≤ 3.6 V, Voltage range 2 - 15 20.5/26.5(2) Slave mode, 1.08 V ≤ VDDIO2 ≤ 1.32 V(4) - 19 22 tv(MO) Master mode - 0.5 1.5/7.5(6) th(SO) Data output hold time Slave mode 8.5 - - Slave mode, 1.08 V ≤ VDDIO2 ≤ 1.32 V(4) 13 - - th(MO) Master mode 0 - - 1. When using PA5, PA9, PD1 2. When using PA11. 3. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which must fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%. 4. The SPI is mapped on port G I/Os, that is supplied by VDDIO2 specified down to 1.08 V. The SPI is tested at this value. 5. tSCK = tspi_ker_ck × baud rate prescaler. 6. When using PA12/PB15. STM32U375xx Electrical characteristics DS14861 - Rev 2 page 174/222 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |