Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F72115D160FPV Datasheet(PDF) 140 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 140 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 136Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 137Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 138Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 139Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 140Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 141Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 142Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 143Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 144Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 1228 page
background image
Section 6 Interrupt Controller (INTC)
Rev. 2.00 May. 08, 2008 Page 116 of 1200
REJ09B0344-0200
6.4.5
On-Chip Peripheral Module Interrupts
On-chip peripheral module interrupts are generated by the following on-chip peripheral modules:
• A/D converter (ADC)
• Direct memory access controller (DMAC)
• Compare match timer (CMT)
• Bus state controller (BSC)
• Watchdog timer (WDT)
• Multi-function timer pulse unit 2 (MTU2)
• Multi-function timer pulse unit 2S (MTU2S)
• Port output enable 2 (POE2)
• I2C bus interface 3 (IIC3)
• Serial communication interface with FIFO (SCIF)
• WAVE interface (WAVEIF)
As every source is assigned a different interrupt vector, the source does not need to be identified in
the exception service routine. A priority level in a range from 0 to 15 can be set for each module
by interrupt priority registers 05 to 15 (IPR05 to IPR15). The on-chip peripheral module interrupt
exception handling sets the I3 to I0 bits in SR to the priority level of the accepted on-chip
peripheral module interrupt.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com