Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F72115D160FPV Datasheet(PDF) 186 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 186 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 182Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 183Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 184Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 185Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 186Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 187Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 188Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 189Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 190Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 186 / 1228 page
background image
Section 7 User Break Controller (UBC)
Rev. 2.00 May. 08, 2008 Page 162 of 1200
REJ09B0344-0200
7.3.13
Break Control Register (BRCR)
BRCR sets the following conditions:
1. Specifies whether user breaks are set before or after instruction execution.
2. Specifies the pulse width of the
UBCTRG output when a break condition is satisfied.
BRCR is a 32-bit readable/writable register that has break condition match flags and bits for
setting other break conditions. For the condition match flags of bits 15 to 12, writing 1 is invalid
(previous values are retained) and writing 0 is only possible. To clear the flag, write 0 to the flag
bit to be cleared and 1 to all other flag bits. BRCR is initialized to H'00000000 by a power-on
reset, but retains its previous value by a manual reset or in software standby mode or sleep mode.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
987654321
0
0000000000000000
RRRRRRRRRRRRRR
R/W
R/W
0000000000000000
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
Bit:
Initial value:
R/W:
Bit:
Initial value:
R/W:
--------------
CKS[1:0]
SCMFC
0
SCMFC
1
SCMFC
2
SCMFC
3
SCMFD
0
SCMFD
1
SCMFD
2
SCMFD
3
PCB3 PCB2 PCB1 PCB0
-
-
-
-
Bit
Bit Name
Initial
Value
R/W
Description
31 to 18
⎯
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
17, 16
CKS[1:0]
00
R/W
Clock Select
These bits specify the pulse width output to the
UBCTRG pin when a break condition is satisfied.
00: Pulse width of
UBCTRG is one bus clock cycle
01: Pulse width of
UBCTRG is two bus clock cycles
10: Pulse width of
UBCTRG is four bus clock cycles
11: Pulse width of
UBCTRG is eight bus clock cycles



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com