 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD78044F Datasheet(PDF) 80 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD78044F Datasheet(HTML) 80 Page - NEC |
|
|
80 / 472 page  80 Chapter 3 CPU Architecture User’s Manual U16504EE1V1UD00 3.4.7 Based addressing 8-bit immediate data is added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. The HL register pair to be accessed is in the register bank speci- fied with the register bank select flags (RBS0 and RBS1). Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces. Operand format Figure 3-24: Based addressing description example MOV A, [HL + 10H]; when setting byte to 10H Table 3-12: Based addressing Identifier Description [HL + byte] Operation code 10101110 00010000 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
