R5F72115D160FPV datasheet(117/1228 Pages) RENESAS

117 / 1228 page

Section 5 Exception Handling

Rev. 2.00 May. 08, 2008 Page 93 of 1200

REJ09B0344-0200

5.6

Exceptions Triggered by Instructions

5.6.1

Types of Exceptions Triggered by Instructions

Exception handling can be triggered by trap instructions, general illegal instructions, slot illegal

instructions, and integer division exceptions, as shown in table 5.9.

Table 5.9

Types of Exceptions Triggered by Instructions

Type

Source Instruction

Comment

Trap instruction

TRAPA

Slot illegal

instructions

Undefined code placed

immediately after a delayed

branch instruction (delay slot),

instructions that rewrite the PC,

32-bit instructions, RESBANK

instruction, DIVS instruction, and

DIVU instruction

Delayed branch instructions: JMP, JSR,

BRA, BSR, RTS, RTE, BF/S, BT/S, BSRF,

BRAF

Instructions that rewrite the PC: JMP, JSR,

BRA, BSR, RTS, RTE, BT, BF, TRAPA,

BF/S, BT/S, BSRF, BRAF, JSR/N, RTV/N

32-bit instructions: BAND.B, BANDNOT.B,

BCLR.B, BLD.B, BLDNOT.B, BOR.B,

BORNOT.B, BSET.B, BST.B, BXOR.B,

MOV.B@disp12, MOV.W@disp12,

MOV.L@disp12, MOVI20, MOVI20S,

MOVU.B, MOVU.W.

General illegal

instructions

Undefined code anywhere

besides in a delay slot

Division by zero

DIVU, DIVS

Integer division

exceptions

Negative maximum value

÷ (−1)

DIVS

R5F72115D160FPV Datasheet(PDF) 117 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 117 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL