Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

R5F72115D160FPV Datasheet(PDF) 268 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 268 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 264Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 265Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 266Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 267Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 268Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 269Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 270Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 271Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 272Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 268 / 1228 page
background image
Section 8 Bus State Controller (BSC)
Rev. 2.00 May. 08, 2008 Page 244 of 1200
REJ09B0344-0200
A14
A1
CKE
CK
CSn
RASL
CASL
RD/
WR
D15
D0
DQMLU
DQMLL
64M SDRAM
(1M
× 16-bit × 4-bank)
A13
A0
CKE
CLK
CS
RAS
CAS
WE
I/O15
I/O0
DQMU
DQML
This LSI
Figure 8.13 Example of 16-Bit Data Width SDRAM Connection
(
RASU and CASU are Not Used)
(2)
Address Multiplexing
An address multiplexing is specified so that SDRAM can be connected without external
multiplexing circuitry according to the setting of bits BSZ[1:0] in CSnBCR, bits A2ROW[1:0],
and A2COL[1:0], A3ROW[1:0], and A3COL[1:0] in SDCR. Tables 8.9 to 8.11 show the
relationship between the settings of bits BSZ[1:0], A2ROW[1:0], A2COL[1:0], A3ROW[1:0], and
A3COL[1:0] and the bits output at the address pins. Do not specify those bits in the manner other
than this table, otherwise the operation of this LSI is not guaranteed. A29 to A18 are not
multiplexed and the original values of address are always output at these pins.
The A0 pin of SDRAM specifies a word address. Therefore, connect the A0 pin of SDRAM to the
A1 pin of the LSI; then connect the A1 pin of SDRAM to the A2 pin of the LSI, and so on.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com