R5F72115D160FPV datasheet(316/1228 Pages) RENESAS

316 / 1228 page

Section 8 Bus State Controller (BSC)

Rev. 2.00 May. 08, 2008 Page 292 of 1200

REJ09B0344-0200

Sample Estimation of Idle Cycles between Access Cycles

• Conditions

Condition

Note

→ RR → WW → WW → R

0000

1100

0220

0100

0420

0000

1420

[1] or [2]

[3] or [4]

[5]

[6]

[7]

[5] + [6] + [7]

[8]

Estimated idle

cycles

Actual idle

cycles

CSnBCR is set to 0.

The WM bit is set to 1.

Generated after a read cycle.

See the I

φ:Bφ = 4:1 columns in table 8.17.

No idle cycle is generated for the second time due to the

write buffer effect.

Value for SRAM

→ SRAM access

Maximum value among conditions [1] or [2], [3] or [4],

[5] + [6] + [7], and [8]

The estimated value does not match the actual value in

the W

→ R cycles because the internal idle cycles due to

condition [6] is estimated as 0 but actually an internal idle

cycle is generated due to execution of a loop condition

check instruction.

421

The bits for setting the idle cycles between access cycles in CS1BCR and CS2BCR are all set to 0.

In CS1WCR and CS2WCR, the WM bit is set to 1 (external

WAIT pin disabled) and the HW[1:0] bits are set to 00

(

CS negation is not extended).

φ:Bφ is set to 4:1, and no other processing is done during transfer.

For both the CS1 and CS2 spaces, normal SRAM devices are connected, the bus width is 32 bits, and access size is

also 32 bits.

This example estimates the idle cycles for data transfer from the CS1 space to CS2 space by CPU access. Transfer is

repeated in the following order: CS1 read

→ CS1 read → CS2 write → CS2 write → CS1 read → ...

The idle cycles generated under each condition are estimated for each pair of access cycles. In the following table,

R indicates a read cycle and W indicates a write cycle.

Figure 8.39 Comparison between Estimated Idle Cycles and Actual Value

R5F72115D160FPV Datasheet(PDF) 316 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 316 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL