Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EP4CE40 Datasheet(PDF) 143 Page - Altera Corporation

Part # EP4CE40
Description  Cyclone IV Device Handbook, Volume 1
PDF  488 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP4CE40 Datasheet(HTML) 143 Page - Altera Corporation

Back Button EP4CE40 Datasheet HTML 139Page - Altera Corporation EP4CE40 Datasheet HTML 140Page - Altera Corporation EP4CE40 Datasheet HTML 141Page - Altera Corporation EP4CE40 Datasheet HTML 142Page - Altera Corporation EP4CE40 Datasheet HTML 143Page - Altera Corporation EP4CE40 Datasheet HTML 144Page - Altera Corporation EP4CE40 Datasheet HTML 145Page - Altera Corporation EP4CE40 Datasheet HTML 146Page - Altera Corporation EP4CE40 Datasheet HTML 147Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 488 page
background image
Chapter 6: I/O Features in Cyclone IV Devices
6–37
Design Guidelines
May 2013
Altera Corporation
Cyclone IV Device Handbook,
Volume 1
Figure 6–22 shows the Cyclone IV devices high-speed I/O timing budget.
f For more information, refer to the Cyclone IV Device Datasheet chapter.
Design Guidelines
This section provides guidelines for designing with Cyclone IV devices.
Differential Pad Placement Guidelines
To maintain an acceptable noise level on the VCCIO supply, you must observe some
restrictions on the placement of single-ended I/O pins in relation to differential pads.
1 For guidelines on placing single-ended pads with respect to differential pads in
Cyclone IV devices, refer to “Pad Placement and DC Guidelines” on page 6–23.
Input jitter tolerance (peak-to-peak)
—
Allowed input jitter on the input clock to the PLL that is tolerable
while maintaining PLL lock.
Output jitter (peak-to-peak)
—
Peak-to-peak output jitter from the PLL.
Note to Table 6–11:
(1) The TCCS specification applies to the entire bank of differential I/O as long as the SERDES logic is placed in the logic array block (LAB) adjacent
to the output pins.
Table 6–11. High-Speed I/O Timing Definitions (Part 2 of 2)
Parameter
Symbol
Description
Figure 6–21. High-Speed I/O Timing Diagram
Sampling Window (SW)
Time Unit Interval (TUI)
RSKM
TCCS
RSKM
TCCS
Internal Clock
External
Input Clock
Receiver
Input Data
Figure 6–22. Cyclone IV Devices High-Speed I/O Timing Budget
(1)
Note to Figure 6–22:
(1) The equation for the high-speed I/O timing budget is:
Internal Clock Period
RSKM
0.5
× TCCS
RSKM
0.5
× TCCS
SW
eriod
0.5
TCCS
RSKM
SW
RSKM
0.5
TCCS
×
++
++
×
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com