ADV7182ABCPZ datasheet(46/102 Pages) AD

46 / 102 page

ADV7182A

Data Sheet

Rev. 0 | Page 46 of 102

Figure 34. NTSC VSYNC Begin

NVBEGDELO, NTSC VSYNC Begin Delay on Odd

Field—Address 0xE5, Bit 7

When NVBEGDELO is 0 (default), there is no delay.

Setting NVBEGDELO to 1 delays VSYNC going high by one

line relative to NVBEG (odd field).

NVBEGDELE, NTSC VSYNC Begin Delay on Even

Field—Address 0xE5, Bit 6

When NVBEGDELE is 0 (default), there is no delay.

Setting NVBEGDELE to 1 delays VSYNC going high by one

line relative to NVBEG (even field).

NVBEGSIGN, NTSC VSYNC Begin Sign—Address 0xE5,

Bit 5

Setting NVBEGSIGN to 0 delays the start of VSYNC; sets to low

when manual programming.

Setting NVBEGSIGN to 1 (default) advances the start of

VSYNC; however, it is not suitable for user programming.

NVBEG[4:0], NTSC VSYNC Begin—Address 0xE5, Bits[4:0]

The default value of NVBEG is 00101, indicating the NTSC

VSYNC begin position. For all NTSC/PAL VSYNC timing

controls, both the V bit in the AV code and the VSYNC signal

are modified.

Figure 35. NTSC VSYNC End

NVENDDELO, NTSC VSYNC End Delay on Odd Field—

Address 0xE6, Bit 7

When NVENDDELO is 0 (default), there is no delay.

Setting NVENDDELO to 1 delays VSYNC going low by one

line relative to NVEND (odd field).

NVENDDELE, NTSC VSYNC End Delay on Even Field—

Address 0xE6, Bit 6

When NVENDDELE is 0 (default), there is no delay.

Setting NVENDDELE to 1 delays VSYNC going low by a line

relative to NVEND (even field).

NVENDSIGN, NTSC VSYNC End Sign—Address 0xE6,

Bit 5

Setting NVENDSIGN to 0 (default) delays the end of VSYNC;

sets to low when manual programming.

Setting NVENDSIGN to 1 advances the end of VSYNC;

however, it is not suitable for user programming.

ADVANCE BEGIN OF

VSYNC BY NVBEG[4:0]

DELAY BEGIN OF

VSYNC BY NVBEG[4:0]

VSYNC BEGIN

NVBEGSIGN

ODD FIELD?

YES

NVBEGDELO

VSBHO

ADDITIONAL

DELAY BY

1 LINE

ADVANCE BY

0.5 LINE

NVBEGDELE

VSBHE

ADDITIONAL

DELAY BY

1 LINE

ADVANCE BY

0.5 LINE

NOT VALID FOR USER

PROGRAMMING

ADVANCE END OF

VSYNC BY NVEND[4:0]

DELAY END OF VSYNC

BY NVEND[4:0]

VSYNC END

NVENDSIGN

ODD FIELD?

YES

NVENDDELO

VSEHO

ADDITIONAL

DELAY BY

1 LINE

ADVANCE BY

0.5 LINE

NVENDDELE

VSEHE

ADDITIONAL

DELAY BY

1 LINE

ADVANCE BY

0.5 LINE

NOT VALID FOR USER

PROGRAMMING

ADV7182ABCPZ Datasheet(PDF) 46 Page - Analog Devices

ADV7182ABCPZ Datasheet(HTML) 46 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL