| Electronic Components Datasheet Search |
|
ADV7182ABCPZ Datasheet(PDF) 74 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7182ABCPZ Datasheet(HTML) 74 Page - Analog Devices |
|
74 / 102 page ![]() ADV7182A Data Sheet Rev. 0 | Page 74 of 102 Main Map Bits (Shading Indicates Default State) Comments Notes Subaddress Register Bit Description 7 6 5 4 3 2 1 0 0x0C Default Value Y DEF_VAL_EN; default value enable 0 Freerun mode dependent on DEF_VAL_AUTO_EN 1 Forces freerun mode on DEF_VAL_AUTO_EN; default value automatic enable 0 Disables freerun mode When lock is lost, freerun mode can be enabled to output stable timing, clock, and a set color 1 Enables automatic freerun mode DEF_Y[5:0]; default value is Y; this register holds the Y default value 0 0 1 1 0 1 Y[7:0] = {DEF_Y[5:0], 0, 0} Default Y value output in freerun mode 0x0D Default Value C DEF_C[7:0]; default value is C; the Cr and Cb default values are defined in this register 0 1 1 1 1 1 0 0 Cr[3:0] = {DEF_C[7:4]}, Cb[3:0] = {DEF_C[3:0]} Default Cb/Cr value output in freerun mode; default values give blue screen output 0x0E ADI Control 1 Reserved 0 0 0 0 0 Sets as default SUB_USR_EN[1:0]; enables user to access the interrupt/VDP map and User Sub Map 2 0 0 Accesses main register space See Figure 48 0 1 Accesses interrupt/VDP register space 1 0 Accesses User Sub Map 2 Reserved 0 Sets as default 0x0F Power management Reserved 0 0 Sets to default Reserved 0 0 Sets to default PWRDWN; power-down places the decoder into a full power- down mode 0 System functional 1 Powered down Reserved 0 Sets to default Reset; chip reset, loads all I2C bits with default values 0 Normal operation 1 Starts reset sequence Executing reset takes approximately 2 ms; this bit is self clearing 0x10 Status 1 (read only) IN_LOCK x 1 = in lock (now) Provides info about the internal status of the decoder LOST_LOCK x 1 = lost lock (since last read) FSC_LOCK x 1 = fSC lock (now) FOLLOW_PW x 1 = peak white AGC mode active AD_RESULT[2:0]; autodetection result reports the standard of the input video 0 0 0 NTSC M/NTSC J Detected standard 0 0 1 NTSC 4.43 0 1 0 PAL M 0 1 1 PAL 60 1 0 0 PAL B/PAL G/PAL H/PAL I/PAL D 1 0 1 SECAM 1 1 0 PAL Combination N 1 1 1 SECAM 525 COL_KILL x 1 = color kill is active Color kill 0x11 IDENT (read only) IDENT[7:0]; provides ID on the revision of the device 0 1 0 0 0 0 0 1 Power-up value = 0x41 0x12 Status 2 (read only) MVCS DET x MV color striping detected 1 = detected MVCS T3 x MV color striping type 0 = Type 2, 1 = Type 3 MV PS DET x MV pseudosync detected 1 = detected MV AGC DET x MV AGC pulses detected 1 = detected LL NSTD x Nonstandard line length 1 = detected FSC NSTD x fSC frequency nonstandard 1 = detected Reserved x x |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |