 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADV7182ABCPZ Datasheet(PDF) 87 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7182ABCPZ Datasheet(HTML) 87 Page - Analog Devices |
|
|
87 / 102 page  Data Sheet ADV7182A Rev. 0 | Page 87 of 102 Main Map Bits (Shading Indicates Default State) Comments Notes Subaddress Register Bit Description 7 6 5 4 3 2 1 0 NVBIOCCM[1:0]; NTSC VBI odd field color control 0 0 Color output beginning Line 20 Controls the position of first line that outputs color after VBI on odd field in NTSC 0 1 ITU-R BT.470 compliant color output beginning Line 21 1 0 Color output beginning Line 22 1 1 Color output beginning Line 23 0xF3 AFE_ CONTROL 1 AA_FILT_EN[3:0] antialiasing filter enable 0 Antialiasing Filter 1 disabled AA_FILT_MAN_OVR must be enabled to change settings defined by INSEL[4:0] 1 Antialiasing Filter 1 enabled 0 Antialiasing Filter 2 disabled 1 Antialiasing Filter 2 enabled 0 Antialiasing Filter 3 disabled 1 Antialiasing Filter 3 enabled 0 Antialiasing Filter 4 enabled 1 Antialiasing Filter 4 enabled AA_FILT_MAN_OVR; antialiasing filter override 0 Override disabled 1 Override enabled Reserved 0 0 0 0xF4 Drive strength DR_STR_S[1:0]; selects the drive strength for the sync output signals 0 0 Low drive strength (1×) 0 1 Medium low drive strength (2×) 1 0 Medium high drive strength (3×) 1 1 High drive strength (4×) DR_STR_C[1:0]; selects the drive strength for the clock output signal 0 0 Low drive strength (1×) 0 1 Medium low drive strength (2×) 1 0 Medium high drive strength (3×) 1 1 High drive strength (4×) DR_STR[1:0]; selects the drive strength for the data output signals; can be increased or decreased for EMC or crosstalk reasons 0 0 Low drive strength (1×) 0 1 Medium low drive strength (2×) 1 0 Medium high drive strength (3×) 1 1 High drive strength (4×) Reserved x GLITCH_FILT_BYP 0 1 0xF8 IF comp control IFFILTSEL[2:0]; IF filter selection for PAL and NTSC 0 0 0 Bypass mode 0 dB 2 MHz NTSC filters 0 0 1 −3 dB 0 1 0 −6 dB 0 1 1 −10 dB 1 0 0 Reserved 3 MHz PAL filters 1 0 1 −2 dB 1 1 0 −5 dB 1 1 1 −7 dB Reserved 0 0 0 0 0 0xF9 VS mode control EXTEND_VS_MAX_FREQ 0 Limits maximum VSYNC frequency to 66.25 Hz (475 lines/frame) 1 Limits maximum VSYNC frequency to 70.09 Hz (449 lines/frame) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
