R5F72115D160FPV datasheet(437/1228 Pages) RENESAS

437 / 1228 page

Section 10 Multi-Function Timer Pulse Unit 2 (MTU2)

Rev. 2.00 May. 08, 2008 Page 413 of 1200

REJ09B0344-0200

10.3.16

Timer Synchronous Register (TSYR)

TSYR is an 8-bit readable/writable register that selects independent operation or synchronous

operation for the channel 0 to 4 TCNT counters. A channel performs synchronous operation when

the corresponding bit in TSYR is set to 1.

Bit:

Initial value:

R/W:

7654321

00000000

R/W

SYNC4 SYNC3

SYNC2 SYNC1 SYNC0

Bit

Bit Name

Initial

Value

R/W

Description

SYNC4

R/W

SYNC3

R/W

Timer Synchronous operation 4 and 3

These bits are used to select whether operation is

independent of or synchronized with other channels.

When synchronous operation is selected, the TCNT

synchronous presetting of multiple channels, and

synchronous clearing by counter clearing on another

channel, are possible.

To set synchronous operation, the SYNC bits for at

least two channels must be set to 1. To set

synchronous clearing, in addition to the SYNC bit, the

TCNT clearing source must also be set by means of

bits CCLR0 to CCLR2 in TCR.

0: TCNT_4 and TCNT_3 operate independently (TCNT

presetting/clearing is unrelated to other channels)

1: TCNT_4 and TCNT_3 performs synchronous

operation

TCNT synchronous presetting/synchronous clearing

is possible

5 to 3

—

All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

R5F72115D160FPV Datasheet(PDF) 437 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 437 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL