Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F72115D160FPV Datasheet(PDF) 440 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 440 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 436Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 437Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 438Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 439Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 440Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 441Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 442Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 443Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 444Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 440 / 1228 page
background image
Section 10 Multi-Function Timer Pulse Unit 2 (MTU2)
Rev. 2.00 May. 08, 2008 Page 416 of 1200
REJ09B0344-0200
Bit
Bit Name
Initial
Value
R/W
Description
5
SCH2
0
R/(W)* Synchronous Start
Controls synchronous start of TCNT_2 in the MTU2.
0: Does not specify synchronous start for TCNT_2 in
the MTU2
1: Specifies synchronous start for TCNT_2 in the MTU2
[Clearing condition]
• When 1 is set to the CST2 bit of TSTR in MTU2
while SCH2 = 1
4
SCH3
0
R/(W)* Synchronous Start
Controls synchronous start of TCNT_3 in the MTU2.
0: Does not specify synchronous start for TCNT_3 in
the MTU2
1: Specifies synchronous start for TCNT_3 in the MTU2
[Clearing condition]
• When 1 is set to the CST3 bit of TSTR in MTU2
while SCH3 = 1
3
SCH4
0
R/(W)* Synchronous Start
Controls synchronous start of TCNT_4 in the MTU2.
0: Does not specify synchronous start for TCNT_4 in
the MTU2
1: Specifies synchronous start for TCNT_4 in the MTU2
[Clearing condition]
• When 1 is set to the CST4 bit of TSTR in MTU2
while SCH4 = 1
2
—
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com