Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F72115D160FPV Datasheet(PDF) 472 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 472 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 468Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 469Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 470Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 471Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 472Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 473Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 474Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 475Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 476Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 472 / 1228 page
background image
Section 10 Multi-Function Timer Pulse Unit 2 (MTU2)
Rev. 2.00 May. 08, 2008 Page 448 of 1200
REJ09B0344-0200
10.4.3
Buffer Operation
Buffer operation, provided for channels 0, 3, and 4, enables TGRC and TGRD to be used as buffer
registers. In channel 0, TGRF can also be used as a buffer register.
Buffer operation differs depending on whether TGR has been designated as an input capture
register or as a compare match register.
Note:
TGRE_0 cannot be designated as an input capture register and can only operate as a
compare match register.
Table 10.43 shows the register combinations used in buffer operation.
Table 10.43 Register Combinations in Buffer Operation
Channel
Timer General Register
Buffer Register
0
TGRA_0
TGRC_0
TGRB_0
TGRD_0
TGRE_0
TGRF_0
3
TGRA_3
TGRC_3
TGRB_3
TGRD_3
4
TGRA_4
TGRC_4
TGRB_4
TGRD_4
• When TGR is an output compare register
When a compare match occurs, the value in the buffer register for the corresponding channel is
transferred to the timer general register.
This operation is illustrated in figure 10.14.
Buffer
register
Timer general
register
TCNT
Comparator
Compare match signal
Figure 10.14 Compare Match Buffer Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com