Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F72115D160FPV Datasheet(PDF) 172 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 172 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 168Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 169Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 170Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 171Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 172Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 173Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 174Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 175Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 176Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 1228 page
background image
Section 7 User Break Controller (UBC)
Rev. 2.00 May. 08, 2008 Page 148 of 1200
REJ09B0344-0200
7.3.3
Break Bus Cycle Register_0 (BBR_0)
BBR_0 is a 16-bit readable/writable register, which specifies (1) disabling or enabling of user
break interrupts, (2) including or excluding of the data bus value, (3) bus master of the I bus, (4) C
bus cycle or I bus cycle, (5) instruction fetch or data access, (6) read or write, and (7) operand size
as the break conditions of channel 0. BBR_0 is initialized to H'0000 by a power-on reset, but
retains its previous value by a manual reset or in software standby mode or sleep mode.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0000000000000000
R
R
R/W
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit:
Initial value:
R/W:
-
-
UBID0
-
-
-
CP0[1:0]
CD0[1:0]
ID0[1:0]
RW0[1:0]
SZ0[1:0]
Bit
Bit Name
Initial
Value
R/W
Description
15, 14
⎯
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
13
UBID0
0
R/W
User Break Interrupt Disable 0
Disables or enables user break interrupt requests
when a channel-0 break condition is satisfied.
0: User break interrupt requests enabled
1: User break interrupt requests disabled
12 to 10
⎯
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
9, 8
CP0[1:0]
00
R/W
I-Bus Bus Master Select 0
Select the bus master when the bus cycle of the
channel-0 break condition is the I bus cycle. However,
when the C bus cycle is selected, this bit is invalidated
(only the CPU cycle).
x1: CPU cycle is included in break conditions
1x: DMAC cycle is included in break conditions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com