| Electronic Components Datasheet Search |
|
EP4CE40 Datasheet(PDF) 200 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EP4CE40 Datasheet(HTML) 200 Page - Altera Corporation |
|
200 / 488 page ![]() 8–36 Chapter 8: Configuration and Remote System Upgrades in Cyclone IV Devices Configuration Cyclone IV Device Handbook, May 2013 Altera Corporation Volume 1 PS Configuration Timing A PS configuration must meet the setup and hold timing parameters and the maximum clock frequency. When using a microprocessor or another intelligent host to control the PS interface, ensure that you meet these timing requirements. Figure 8–16 shows the timing waveform for PS configuration when using an external host device. Table 8–12 lists the PS configuration timing parameters for Cyclone IV devices. Figure 8–16. PS Configuration Timing Waveform (1) Notes to Figure 8–16: (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins. (2) After power up, the Cyclone IV device holds nSTATUS low during POR delay. (3) After power up, before and during configuration, CONF_DONE is low. (4) In user mode, drive DCLK either high or low when using the PS configuration scheme, whichever is more convenient. When using the AS configuration scheme, DCLK is a Cyclone IV device output pin and must not be driven externally. (5) Do not leave the DATA[0]pin floating after configuration. Drive the DATA[0]pin high or low, whichever is more convenient. nCONFIG nSTATUS (2) CONF_DONE (3) DCLK (4) DATA[0] User I/O INIT_DONE Bit 0 Bit 1 Bit 2 Bit 3 Bit n tCD2UM tCF2ST1 tCF2CD tCFG tCH tCL tDH tDSU tCF2CK tSTATUS tCLK tCF2ST0 tST2CK User Mode (5) Tri-stated with internal pull-up resistor User mode Table 8–12. PS Configuration Timing Parameters For Cyclone IV Devices (Part 1 of 2) Symbol Parameter Minimum Maximum Unit Cyclone IV (1) Cyclone IV E (2) Cyclone IV (1) Cyclone IV E (2) tCF2CD nCONFIG low to CONF_DONE low — 500 ns tCF2ST0 nCONFIG low to nSTATUS low —500 ns tCFG nCONFIG low pulse width 500 — ns tSTATUS nSTATUS low pulse width 45 230 (3) µs |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |