 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD78044F Datasheet(PDF) 104 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD78044F Datasheet(HTML) 104 Page - NEC |
|
|
104 / 472 page  104 Chapter 5 Clock Generator User’s Manual U16504EE1V1UD00 5.3 Clock Generator Control Register The clock generator is controlled by the processor clock control register (PCC). (1) Processor clock control register (PCC) The PCC selects a CPU clock and the division ratio at the CPU clock. The PCC is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets the PCC to 04H. Figure 5-2: Processor Clock Control Register Format Caution: Bit 3 to Bit 7 must be set to 0. Remark: fX: Main system clock oscillation frequency 7654 3210 R/W Address After Reset PCC 0000 0 PCC2 PCC1 PCC0 R/W FFFBH 04H PCC2 PCC1 PCC0 CPU Clock Selection (fCPU) 000 fX 001 fX /2 010 fX /2 2 011 fX /2 3 100 fX /2 4 Other than above Setting prohibited |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
