Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320F2810PBKA Datasheet(PDF) 52 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320F2810PBKA
Description  TMS320F281x Digital Signal Processors
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F2810PBKA Datasheet(HTML) 52 Page - Texas Instruments

Back Button TMS320F2810PBKA Datasheet HTML 48Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 49Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 50Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 51Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 52Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 53Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 54Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 55Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 56Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 173 page
background image
22
SPISIMO
SPISOMI
SPICLK
(clock polarity = 1)
SPICLK
(clock polarity = 0)
SPISIMO Data
Must Be Valid
SPISOMI Data Is Valid
21
18
17
SPISTE
Data Valid
Data Valid
14
13
12
25
26
52
TMS320F2810, TMS320F2811, TMS320F2812
SPRS174U – APRIL 2001 – REVISED JULY 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: TMS320F2810 TMS320F2811 TMS320F2812
Specifications
Copyright © 2001–2019, Texas Instruments Incorporated
(1)
The MASTER / SLAVE bit (SPICTL.2) is cleared and the CLOCK PHASE bit (SPICTL.3) is cleared.
(2)
tc(SPC) = SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR + 1)
(3)
Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 25-MHz MAX, master mode receive 12.5-MHz MAX
Slave mode transmit 12.5-MHz MAX, slave mode receive 12.5-MHz MAX.
(4)
The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
Table 5-25. SPI Slave Mode External Timing (Clock Phase = 1)(1)(2)(3)(4)
NO.
PARAMETER
MIN
MAX
UNIT
12
tc(SPC)S
Cycle time, SPICLK
4tc(SYSCLK)
ns
13
tw(SPC1)S
Pulse duration, SPICLK first pulse
2tc(SYSCLK) – 1
ns
14
tw(SPC2)S
Pulse duration, SPICLK second pulse
2tc(SYSCLK) – 1
ns
17
td(SOMI)S
Delay time, SPICLK to SPISOMI valid
35
ns
18
tv(SOMI)S
Valid time, SPISOMI data valid after SPICLK
0
ns
21
tsu(SIMO)S
Setup time, SPISIMO valid before SPICLK
1.5tc(SYSCLK)
ns
22
th(SIMO)S
Hold time, SPISIMO data valid after SPICLK
1.5tc(SYSCLK)
ns
25
tsu(STE)S
Setup time, SPISTE active before SPICLK
1.5tc(SYSCLK)
ns
26
th(STE)S
Hold time, SPISTE inactive after SPICLK
1.5tc(SYSCLK)
ns
Figure 5-25. SPI Slave Mode External Timing (Clock Phase = 1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com