Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320F2810PBKA Datasheet(PDF) 66 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320F2810PBKA
Description  TMS320F281x Digital Signal Processors
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F2810PBKA Datasheet(HTML) 66 Page - Texas Instruments

Back Button TMS320F2810PBKA Datasheet HTML 62Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 63Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 64Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 65Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 66Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 67Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 68Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 69Page - Texas Instruments TMS320F2810PBKA Datasheet HTML 70Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 173 page
background image
Lead 1
Active
Trail
XCLKOUT = XTIMCLK
XCLKOUT = 1/2 XTIMCLK
XA[0:18]
XD[0:15]
t
d(XCOHL-XWEH)
t
d(XCOHL-XZCSH)
t
d(XCOH-XA)
WS (Async)
XZCS0AND1 XZCS2
XZCS6AND7
,
,
XRD
XWE
XR/W
t
d(XCOH-XZCSL)
t
d(XCOH-XRNWL)
t
d(XCOHL-XRNWH)
t
en(XD)XWEL
t
h(XD)XWEH
t
h(XRDYasynchL)
DOUT
t
dis(XD)XRNW
t
h(XRDYasynchH)XZCSH
See Note (E)
See Note (D)
t
su(XRDYasynchL)XCOHL
t
su(XRDYasynchH)XCOHL
t
d(XWEL-XD)
t
d(XCOHL-XWEL)
See
Notes (A)
and (B)
See Note (C)
= Don’t care. Signal can be high or low during this time.
Legend:
t
e(XRDYasynchH)
XREADY(Asynch)
66
TMS320F2810, TMS320F2811, TMS320F2812
SPRS174U – APRIL 2001 – REVISED JULY 2019
www.ti.com
Submit Documentation Feedback
Product Folder Links: TMS320F2810 TMS320F2811 TMS320F2812
Specifications
Copyright © 2001–2019, Texas Instruments Incorporated
(1)
N/A = “Don’t care” for this example
A.
All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device will insert an
alignment cycle before an access to meet this requirement.
B.
During alignment cycles, all signals will transition to their inactive state.
C.
During inactive cycles, the XINTF address bus will always hold the last address put out on the bus. This includes
alignment cycles.
D.
For each sample, setup time from the beginning of the access can be calculated as:
D = (XWRLEAD + XWRACTIVE – 3 + n) tc(XTIM) – tsu(XRDYasynchL)XCOHL
where n is the sample number (n = 1, 2, 3 and so forth).
E.
Reference for the first sample is with respect to this point
E = (XWRLEAD + XWRACTIVE – 2) tc(XTIM)
Figure 5-32. Write With Asynchronous XREADY Access
XTIMING register parameters used for this example:
XRDLEAD
XRDACTIVE
XRDTRAIL
USEREADY
X2TIMING
XWRLEAD
XWRACTIVE
XWRTRAIL
READYMODE
N/A(1)
N/A(1)
N/A(1)
1
0
≥ 1
3
≥ 1
1 = XREADY
(Async)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com