TMS320F2810PBKA datasheet(88/173 Pages) TI

88 / 173 page

TMS320F2810, TMS320F2811, TMS320F2812

SPRS174U – APRIL 2001 – REVISED JULY 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: TMS320F2810 TMS320F2811 TMS320F2812

Detailed Description

6.1

Brief Descriptions

6.1.1

C28x CPU

The C28x DSP generation is the newest member of the TMS320C2000™ DSP platform. The C28x is

source code compatible to the 24x/240x DSP devices, hence existing 240x users can leverage their

significant software investment. Additionally, the C28x is a very efficient C/C++ engine, enabling users to

develop not only their system control software in a high-level language, but also enables math algorithms

to be developed using C/C++. The C28x is as efficient in DSP math tasks as it is in system control tasks

that typically are handled by microcontroller devices. This efficiency removes the need for a second

processor in many systems. The 32 x 32-bit MAC capabilities of the C28x and its 64-bit processing

capabilities, enable the C28x to efficiently handle higher numerical resolution problems that would

otherwise demand a more expensive floating-point processor solution. Add to this the fast interrupt

response with automatic context save of critical registers, resulting in a device that is capable of servicing

many asynchronous events with minimal latency. The C28x has an 8-level-deep protected pipeline with

pipelined memory accesses. This pipelining enables the C28x to execute at high speeds without resorting

to expensive high-speed memories. Special branch-look-ahead hardware minimizes the latency for

conditional discontinuities. Special store conditional operations further improve performance.

6.1.2

Memory Bus (Harvard Bus Architecture)

As with many DSP type devices, multiple busses are used to move data between the memories and

peripherals and the CPU. The C28x memory bus architecture contains a program read bus, data read bus

and data write bus. The program read bus consists of 22 address lines and 32 data lines. The data read

and write busses consist of 32 address lines and 32 data lines each. The 32-bit-wide data busses enable

single cycle 32-bit operations. The multiple bus architecture, commonly termed “Harvard Bus”, enables the

C28x to fetch an instruction, read a data value and write a data value in a single cycle. All peripherals and

memories attached to the memory bus will prioritize memory accesses. Generally, the priority of Memory

Bus accesses can be summarized as follows:

Highest: Data Writes (Simultaneous data and program writes cannot occur on the memory bus.)

Program Writes (Simultaneous data and program writes cannot occur on the memory bus.)

Data Reads

Program Reads (Simultaneous program reads and fetches cannot occur on the memory bus.)

Lowest:

Fetches (Simultaneous program reads and fetches cannot occur on the memory bus.)

6.1.3

Peripheral Bus

To enable migration of peripherals between various Texas Instruments (TI) DSP family of devices, the

F281x adopts a peripheral bus standard for peripheral interconnect. The peripheral bus bridge multiplexes

the various busses that make up the processor “Memory Bus” into a single bus consisting of 16 address

lines and 16 or 32 data lines and associated control signals. Two versions of the peripheral bus are

supported on the F281x. One version only supports 16-bit accesses (called peripheral frame 2). The other

version supports both 16- and 32-bit accesses (called peripheral frame 1).

TMS320F2810PBKA Datasheet(PDF) 88 Page - Texas Instruments

TMS320F2810PBKA Datasheet(HTML) 88 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL