TMS320F2810PBKA datasheet(53/173 Pages) TI

53 / 173 page

TMS320F2810, TMS320F2811, TMS320F2812

www.ti.com

SPRS174U – APRIL 2001 – REVISED JULY 2019

Submit Documentation Feedback

Product Folder Links: TMS320F2810 TMS320F2811 TMS320F2812

Specifications

(1)

tc(XTIM) – Cycle time, XTIMCLK

(2)

WS refers to the number of wait states inserted by hardware when using XREADY. If the zone is configured to ignore XREADY

(USEREADY = 0), then WS = 0.

5.12.5.7 External Interface (XINTF) Timing

Each XINTF access consists of three parts: Lead, Active, and Trail. The user configures the

Lead/Active/Trail wait states in the XTIMING registers. There is one XTIMING register for each XINTF

zone. Table 5-26 shows the relationship between the parameters configured in the XTIMING register and

the duration of the pulse in terms of XTIMCLK cycles.

Table 5-26. Relationship Between Parameters Configured in XTIMING and Duration of Pulse(1)(2)

DESCRIPTION

DURATION (ns)

X2TIMING = 0

X2TIMING = 1

Lead period, read access

XRDLEAD × tc(XTIM)

(XRDLEAD × 2) × tc(XTIM)

Active period, read access

(XRDACTIVE + WS + 1) × tc(XTIM)

(XRDACTIVE × 2 + WS + 1) × tc(XTIM)

Trail period, read access

XRDTRAIL × tc(XTIM)

(XRDTRAIL × 2) × tc(XTIM)

Lead period, write access

XWRLEAD × tc(XTIM)

(XWRLEAD × 2) × tc(XTIM)

Active period, write access

(XWRACTIVE + WS + 1) × tc(XTIM)

(XWRACTIVE × 2 + WS + 1) × tc(XTIM)

Trail period, write access

XWRTRAIL × tc(XTIM)

(XWRTRAIL × 2) × tc(XTIM)

Minimum wait state requirements must be met when configuring each zone’s XTIMING register. These

requirements are in addition to any timing requirements as specified by that device’s data sheet. No

internal device hardware is included to detect illegal settings.

5.12.5.7.1 USEREADY = 0

If the XREADY signal is ignored (USEREADY = 0), then:

Lead:

≥ tc(XTIM)

These requirements result in the following XTIMING register configuration restrictions (no hardware to

detect illegal XTIMING configurations):

XRDLEAD

XRDACTIVE

XRDTRAIL

XWRLEAD

XWRACTIVE

XWRTRAIL

X2TIMING

≥ 1

≥ 0

≥ 1

≥ 0

0, 1

Examples of valid and invalid timing when not sampling XREADY (no hardware to detect illegal XTIMING

configurations):

XRDLEAD

XRDACTIVE

XRDTRAIL

XWRLEAD

XWRACTIVE

XWRTRAIL

X2TIMING

Invalid

0, 1

Valid

0, 1

TMS320F2810PBKA Datasheet(PDF) 53 Page - Texas Instruments

TMS320F2810PBKA Datasheet(HTML) 53 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL