| Electronic Components Datasheet Search |
|
TMS320F2810PBKA Datasheet(PDF) 54 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320F2810PBKA Datasheet(HTML) 54 Page - Texas Instruments |
|
54 / 173 page ![]() 54 TMS320F2810, TMS320F2811, TMS320F2812 SPRS174U – APRIL 2001 – REVISED JULY 2019 www.ti.com Submit Documentation Feedback Product Folder Links: TMS320F2810 TMS320F2811 TMS320F2812 Specifications Copyright © 2001–2019, Texas Instruments Incorporated 5.12.5.7.2 Synchronous Mode (USEREADY = 1, READYMODE = 0) If the XREADY signal is sampled in the synchronous mode (USEREADY = 1, READYMODE = 0), then: 1. Lead: LR ≥ tc(XTIM) LW ≥ tc(XTIM) 2. Active: AR ≥ 2 × tc(XTIM) AW ≥ 2 × tc(XTIM) NOTE: Restriction does not include external hardware wait states. These requirements result in the following XTIMING register configuration restrictions (no hardware to detect illegal XTIMING configurations): XRDLEAD XRDACTIVE XRDTRAIL XWRLEAD XWRACTIVE XWRTRAIL X2TIMING ≥ 1 ≥ 2 ≥ 0 ≥ 1 ≥ 2 ≥ 0 0, 1 Examples of valid and invalid timing when using synchronous XREADY (no hardware to detect illegal XTIMING configurations): XRDLEAD XRDACTIVE XRDTRAIL XWRLEAD XWRACTIVE XWRTRAIL X2TIMING Invalid 0 0 0 0 0 0 0, 1 Invalid 1 0 0 1 0 0 0, 1 Valid 1 2 0 1 2 0 0, 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |