26HS01GTAM03 datasheet(24/166 Pages) INFINEON

24 / 166 page

Datasheet

24 of 166

002-12337 Rev. *Y

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

HYPERBUS™ interface, 1.8V/3.0V

Address space maps

3.6

Registers (Legacy (x1) SPI only)

Registers are small groups of memory cells used to configure how the HS/L-T family memory device operates, or

to report the status of device operations. The registers are accessed by specific commands and addresses.

Table 9 shows the address map for every available register in Legacy (x1) SPI in this flash memory device.

Table 8

SSR address map

Region

Byte address range

Contents

Initial delivery state

Region 0

000h

LSB of CYPRESS™ Programmed Random Number

CYPRESS™ Programmed Random Number

...

00Fh

MSB of CYPRESS™ Programmed Random Number

010h to 013h

Region Locking Bits

Byte 10h [bit 0] locks region 0 from programming

when = 0

...

Byte 13h [bit 7] locks region 31 from programming

when = 0

All Bytes = FFh

014h to 01Fh

Reserved for Future Use (RFU)

All Bytes = FFh

Region 1

020h to 03Fh

Available for User Programming

Region 2

040h to 05Fh

...

Region 31

3E0h to 3FFh

Table 9

Function

Volatile component

address (hex)

Nonvolatile

component address

(hex)

Device Status

Status Register 1

STR1N[7:0],

STR1V[7:0]

0x00800000

0x00000000

Status Register 2

STR2V[7:0]

0x00800001

N/A

Device

Configuration

Configuration Register 1

CFR1N[7:0],

CFR1V[7:0]

0x00800002

0x00000002

Configuration Register 2

CFR2N[7:0],

CFR2V[7:0]

0x00800003

0x00000003

Configuration Register 3

CFR3N[7:0],

CFR3V[7:0]

0x00800004

0x00000004

Configuration Register 4

CFR4N[7:0],

CFR4V[7:0]

0x00800005

0x00000005

Interface CRC

Interface CRC Enable Register

ICEV[7:0]

0x00800008

N/A

Infineon

Endurance Flex

architecture