26HS01GTAM03 datasheet(96/166 Pages) INFINEON

96 / 166 page

Datasheet

96 of 166

002-12337 Rev. *Y

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

HYPERBUS™ interface, 1.8V/3.0V

Registers

5.2.4

ECC status register (ECSV) (x8)

The ECC Status (ECSV) contains the ECC status of any error correction action performed on the unit data.

5.2.5

ECC address trap register (EATV) (x8)

The ECC Address Trap Register (EATV) stores the address of the ECC unit data where either a 1-Bit/2-Bit error or

only a 1-Bit error occurred during a read operation. It stores the ECC unit address of the first ECC error.

Table 71

ECC status register (x8)

Bit number

Name

Function

Read/write

N = Nonvolatile

V = Volatile

Factory

default

(binary)

Description

ECSV[15:4]

RESRVD

Reserved for Future Use

V => R

000000000000 This bit is Reserved for future use.

This bit must always be written/loaded to its default state.

ECSV[3]

ECC2BT

ECC Error 2-bit Error

Detection Flag

V => R

Description: The ECC2BT bit indicates that a 2-bit ECC Error

was detected in the data unit (16 bytes).

Selection Options:

0 = No 2-Bit ECC Error was detected in the data unit (16 bytes)

1 = 2-bit ECC Error was detected in the data unit (16 bytes)

Dependency: N/A

ECSV[2]

RESVRD

Reserved for Future Use

V => R

This bit is Reserved for future use. This bit must always be

written/loaded to its default state.

ECSV[1]

ECC1BT

ECC Error 1-bit Error

Detection and

Correction Flag

V => R

Description: The ECC1BT bit indicates that a 1-bit ECC Error

was detected and corrected in the data unit (16 bytes).

Selection Options:

0 = No 1-Bit ECC Error was detected in the data unit (16 bytes)

1 = 1-bit ECC Error was detected in the data unit (16 bytes)

Dependency: N/A

ECSV[0]

ECCDBL

ECC Disable Flag

V => R

Description: The ECCDBL bit indicates whether the ECC is

enabled or disabled in the addressed data unit (16 bytes).

Selection Options:

0 = ECC is enabled in the addressed data unit (16 bytes)

1 = ECC is disabled in the addressed data unit (16 bytes)

Dependency: N/A

Table 72

ECC address trap register (x8)

Bit number

Name

Function

Read/write

N = Nonvolatile

V = Volatile

Factory

default

(binary)

Description

EATV[31:0]

ECCATP[31:0]

ECC 1-bit and 2-bit Error

Address Trap Register

V => R

0x00000000

Description: The Address Trap Register (ECCATP[31:0])

stores the ECC unit data address where a 1-Bit/2-Bit

error occurred during a read operation. ECCATP[31:0]

stores the ECC unit address of the first ECC error

captured during a memory read operation since the last

Clear ECC Status Register transaction (CLECC).

Note ECCATP[31:0] is only updated during Read

Instruction.

Note Mask non-valid upper ECCATP address bits from

ECC unit address.

Note Clear ECC Status Register transaction (CLECC),

POR or Hardware/Software reset clears the EATV[31:0]

to 0x00000000.

Selection Options: ECC Error Data Unit Address

Dependency: N/A+F6:F20

26HS01GTAM03 Datasheet(PDF) 96 Page - Infineon Technologies AG

26HS01GTAM03 Datasheet(HTML) 96 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL