26HS01GTAM03 datasheet(47/166 Pages) INFINEON

47 / 166 page

Datasheet

47 of 166

002-12337 Rev. *Y

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

HYPERBUS™ interface, 1.8V/3.0V

Features

4.6

SafeBoot

SEMPER™ Flash memory devices contain an embedded microcontroller which is used to initialize the device,

manage embedded operations, and perform other advanced functionality. An initialization failure of this

embedded microcontroller or corruption of the Nonvolatile Configuration registers can render the flash device

unusable. Barring a catastrophic event, such as permanent corruption of the embedded microcontroller

firmware, it is possible to recover the device.

The SafeBoot feature allows Status Register polling to detect an embedded microcontroller initialization failure

or Configuration Register corruption through error signatures.

4.6.1

Microcontroller initialization failure detection (x1 boot option)

If the microcontroller embedded in the flash device fails to initialize, a hardware reset can recover the device,

unless it is a catastrophic failure. This hardware reset must be initiated by the Host controller. Upon detecting a

failed microcontroller initialization, the flash device automatically reverts to Legacy (x1) SPI Interface and

provides a failure signature in its Status Register.

Table 33 shows the device’s Status Register bits upon detecting an initialization failure.

Table 33

Status register 1 power-on detection signature

Bit

Field name

Function

Detection signature

STR1V[7]

RESVRD

Reserved for Future Use

STR1V[6]

PRGERR

Programming Error Status Flag

STR1V[5]

ERSERR

Erasing Error Status Flag

STR1V[4]

RESVRD

Reserved for Future Use

STR1V[3]

STR1V[2]

STR1V[1]

WRPGEN

Write/Program Enable Status Flag

STR1V[0]

RDYBSY

Device Ready/Busy Status Flag

Table 34

Interface configuration upon detecting power-on failure[18]

Interface

Transactions supported

Address

(# of Bytes)

Frequency of

operation

latency (# of clock

cycles)

Output

impedance

SPI

(1S-1S-1S)

Read Status Register 1

(RDSR1_0_0)

Read Any Register

(RDARG_4_0)

Status Register (Volatile

Only)

Maximum

(allowed for

RDSR1_0_0,

RDARG_4_0)

45 

Note

18. For reading the Status Register, providing the Nonvolatile Status Register address to RDARG_4_0 will produce indeterminate results.

26HS01GTAM03 Datasheet(PDF) 47 Page - Infineon Technologies AG

26HS01GTAM03 Datasheet(HTML) 47 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL