R5F72115D160FPV datasheet(106/1228 Pages) RENESAS

106 / 1228 page

Section 5 Exception Handling

Rev. 2.00 May. 08, 2008 Page 82 of 1200

REJ09B0344-0200

Exception Sources

Vector

Numbers

Vector Table Address Offset

Integer division exception

(division by zero)

H'00000044 to H'00000047

Integer division exception (overflow)

H'00000048 to H'0000004B

(Reserved by system)

H'0000004C to H'0000004F

H'0000007C to H'0000007F

Trap instruction (user vector)

H'00000080 to H'00000083

H'000000FC to H'000000FF

External interrupts (IRQ),

on-chip peripheral module interrupts*

511

H'00000100 to H'00000103

H'000007FC to H'000007FF

Note:

The vector numbers and vector table address offsets for each external interrupt and on-

chip peripheral module interrupt are given in table 6.4 in section 6, Interrupt Controller

(INTC).

Table 5.4

Calculating Exception Handling Vector Table Addresses

Exception Source

Vector Table Address Calculation

Resets

Vector table address = (vector table address offset)

= (vector number)

× 4

Address errors, register bank

errors, interrupts, instructions

Vector table address = VBR + (vector table address offset)

= VBR + (vector number)

× 4

Notes: 1. Vector table address offset: See table 5.3.

2. Vector number: See table 5.3.

R5F72115D160FPV Datasheet(PDF) 106 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 106 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL