Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F72115D160FPV Datasheet(PDF) 202 Page - Renesas Technology Corp

Part # R5F72115D160FPV
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family
PDF  1228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 202 Page - Renesas Technology Corp

Back Button R5F72115D160FPV Datasheet HTML 198Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 199Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 200Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 201Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 202Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 203Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 204Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 205Page - Renesas Technology Corp R5F72115D160FPV Datasheet HTML 206Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 202 / 1228 page
background image
Section 8 Bus State Controller (BSC)
Rev. 2.00 May. 08, 2008 Page 178 of 1200
REJ09B0344-0200
8.2
Input/Output Pins
Table 8.1 shows the pin configuration of the BSC.
Table 8.1
Pin Configuration
Name
I/O
Function
A25 to A0
Output
Address bus
D15 to D0
I/O
Data bus
BS
Output
Bus cycle start
CS0 to CS7
Output
Chip select
RD/
WR
Output
Read/write
Connects to
WE pins when SDRAM or SRAM with byte selection is
connected.
RD
Output
Read pulse signal (read data output enable signal)
Functions as a strobe signal for indicating memory read cycles when
PCMCIA is used.
AH
Output
A signal used to hold an address when MPX-I/O is in use
WE1/DQMLU Output
Indicates that D15 to D8 are being written to.
Connected to the byte select signal when a SRAM with byte selection is
connected.
Functions as the select signals for D15 to D8 when SDRAM is
connected.
WE0/DQMLL Output
Indicates that D7 to D0 are being written to.
Connected to the byte select signal when a SRAM with byte selection is
connected.
Functions as the select signals for D7 to D0 when SDRAM is connected.
RASL
Output
Connects to
RAS pin when SDRAM is connected.
CASL
Output
Connects to
CAS pin when SDRAM is connected.
CKE
Output
Connects to CKE pin when SDRAM is connected.
WAIT
Input
External wait input
BREQ
Input
Bus request input
BACK
Output
Bus enable output
REFOUT
Output
Refresh request output in bus-released state
MD1, MD0
Input
Select bus width (8 or 16 bits) of area 0 and modes including
enabling/disabling of the on-chip ROM.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com