TMS320F2810PBKA datasheet(135/173 Pages) TI

135 / 173 page

135

TMS320F2810, TMS320F2811, TMS320F2812

www.ti.com

SPRS174U – APRIL 2001 – REVISED JULY 2019

Submit Documentation Feedback

Product Folder Links: TMS320F2810 TMS320F2811 TMS320F2812

Detailed Description

The operation and timing of the external interface, can be controlled by the registers listed in Table 6-22.

Table 6-22. XINTF Configuration and Control Register Mappings

NAME

ADDRESS

SIZE

(x16)

DESCRIPTION

XTIMING0

0x00 0B20

XINTF Timing Register, Zone 0 can access as two 16-bit registers or one 32-bit register.

XTIMING1

0x00 0B22

XINTF Timing Register, Zone 1 can access as two 16-bit registers or one 32-bit register.

XTIMING2

0x00 0B24

XINTF Timing Register, Zone 2 can access as two 16-bit registers or one 32-bit register.

XTIMING6

0x00 0B2C

XINTF Timing Register, Zone 6 can access as two 16-bit registers or one 32-bit register.

XTIMING7

0x00 0B2E

XINTF Timing Register, Zone 7 can access as two 16-bit registers or one 32-bit register.

XINTCNF2

0x00 0B34

XINTF Configuration Register can access as two 16-bit registers or one 32-bit register.

XBANK

0x00 0B38

XINTF Bank Control Register

XREVISION

0x00 0B3A

XINTF Revision Register

6.6.1

Timing Registers

XINTF signal timing can be tuned to match specific external device requirements such as setup and hold

times to strobe signals for contention avoidance and maximizing bus efficiency. The XINTF timing

parameters can be configured individually for each zone based on the requirements of the memory or

peripheral accessed by that particular zone. This allows the programmer to maximize the efficiency of the

bus on a per-zone basis. All XINTF timing values are with respect to XTIMCLK, which is equal to or one-

half of the SYSCLKOUT rate, as shown in Figure 5-26.

For detailed information on the XINTF timing and configuration register bit fields, see the TMS320x281x

DSP External Interface (XINTF) Reference Guide.

6.6.2

XREVISION Register

The XREVISION register contains a unique number to identify the particular version of XINTF used in the

product. For the F2812, this register will be configured as described in Table 6-23.

Table 6-23. XREVISION Register Bit Definitions

BIT(S)

NAME

TYPE

RESET

DESCRIPTION

15–0

REVISION

0x0004

Current XINTF Revision. For internal use/reference. Test purposes

only. Subject to change.

TMS320F2810PBKA Datasheet(PDF) 135 Page - Texas Instruments

TMS320F2810PBKA Datasheet(HTML) 135 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL