Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DP83936AVF Datasheet(PDF) 82 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83936AVF
Description  Full Duplex SONICTM-T Systems-Oriented Network Interface Controller with Twisted Pair Interface
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83936AVF Datasheet(HTML) 82 Page - National Semiconductor (TI)

Back Button DP83936AVF Datasheet HTML 78Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 79Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 80Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 81Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 82Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 83Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 84Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 85Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 86Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 104 page
background image
90 AC and DC Specifications (Continued)
MEMORY READ BMODE e 0 ASYNCHRONOUS MODE
TLF12597 – 63
Number
Parameter
20 MHz
25 MHz
33 MHz
Units
Min
Max
Min
Max
Min
Max
T9
BSCK to Address ValidHold Time
3
26
3
24
3
22
ns
T11
BSCK to ADS Low
26
24
22
ns
T11b
BSCK to ECS Low
19
17
15
ns
T11d
BSCK to DS Low
17
15
13
ns
T12
BSCK to ADS High
24
22
20
ns
T12b
BSCK to ECS High
29
27
25
ns
T12d
BSCK to DS High
17
15
13
ns
T15
ADS High Width
45
35
25
ns
T16
Read Data Strobe High Width
45
35
25
ns
T17
Read Data Strobe Low Width
40
30
20
ns
T23
Read Data Setup Time to BSCK
6
5
4
ns
T24
Read Data Hold Time from BSCK
5
5
5
ns
T28
BSCK to MWR (Read) Valid (Note 1)
26
24
22
ns
T32a
RDYi Asynchronous Setup Time to BSCK (Note 2)
5
4
3
ns
T33a
RDYi Asynchronous Hold Time to BSCK
5
5
5
ns
Note 1
For successive read operations MWR remains low
Note 2
This setup time assures that the SONIC-T terminates the memory cycle on the next bus clock (BSCK) RDYi does not need to be synchronized to the bus
clock though since it is an asynchronous input in this case RDYi is sampled during the falling edge of BSCK If the SONIC-T samples RDYi low during the T1
cycle the SONIC-T will finish the current access in a total of two bus clocks instead of three which would be the case if RDYi had been sampled low during
T2 (wait) (This is assuming that programmable wait states are set to 0)
http
www nationalcom
82



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com