Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DP83936AVF Datasheet(PDF) 83 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83936AVF
Description  Full Duplex SONICTM-T Systems-Oriented Network Interface Controller with Twisted Pair Interface
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83936AVF Datasheet(HTML) 83 Page - National Semiconductor (TI)

Back Button DP83936AVF Datasheet HTML 79Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 80Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 81Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 82Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 83Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 84Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 85Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 86Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 87Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 104 page
background image
90 AC and DC Specifications (Continued)
MEMORY WRITE BMODE e 1 SYNCHRONOUS MODE (one wait-state shown)
TLF12597 – 64
Number
Parameter
20 MHz
25 MHz
33 MHz
Units
Min
Max
Min
Max
Min
Max
T9
BSCK to Address ValidHold Time
3
26
3
24
3
22
ns
T11a
BSCK to AS Low
17
15
13
ns
T11c
BSCK to ECS Low
19
17
15
ns
T12a
BSCK to AS High
17
15
13
ns
T12c
BSCK to ECS High
19
17
15
ns
T13a
BSCK to DS High (Note 1)
16
14
12
ns
T13b
BSCK to DS High (Note 1)
16
14
12
ns
T14
AS Low Width
44
34
24
ns
T15a
AS High Width
45
35
25
ns
T18
Write Data Strobe Width (Note 1)
40
30
20
ns
T19
Address Hold Time from AS
18
14
10
ns
T20
Data Hold Time from AS
20
16
12
ns
T22
Address Valid to AS (Note 3)
9
6
2
ns
T30
DSACK01 Setup to BSCK (Note 3)
5
4
3
ns
T31
DSACK01 Hold from BSCK
9
8
7
ns
T36
BSCK to Memory Write Data ValidHold
350348346
ns
Time (Note 4)
T37a
BSCK to MRW (Write) Valid (Note 2)
26
24
22
ns
T39
Write Data Valid to Data Strobe Low
34
21
7
ns
Note 1
DS will only be asserted if the bus cycle has at least one wait state inserted
Note 2
For successive write operations MRW remains low
Note 3
DSACK01 must be synchronized to the bus clock (BSCK) during synchronous mode
Note 4
One idle clock cycle (Ti) will be inserted between the last write cycle and the following read cycle in RDA and TDA operation Note that the data bus will
become TRI-STATE from the rising edge of the clock after the idle cycle (see T52 for BSCK to data TRI-STATE timing)
http
www nationalcom
83



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com