Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DP83936AVF Datasheet(PDF) 89 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83936AVF
Description  Full Duplex SONICTM-T Systems-Oriented Network Interface Controller with Twisted Pair Interface
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83936AVF Datasheet(HTML) 89 Page - National Semiconductor (TI)

Back Button DP83936AVF Datasheet HTML 85Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 86Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 87Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 88Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 89Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 90Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 91Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 92Page - National Semiconductor (TI) DP83936AVF Datasheet HTML 93Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 104 page
background image
90 AC and DC Specifications (Continued)
BUS REQUEST TIMING BMODE e 1
TLF12597 – 69
Number
Parameter
20 MHz
25 MHz
33 MHz
Units
Min
Max
Min
Max
Min
Max
T45a
BG AS BGACK DSACK01 and STERM Asynchronous
765
ns
Setup Time to BSCK (Note 1)
T51a
BSCK to Address AS MRW DS ECS
37
35
33
ns
USRk10l and EXUSRk30l TRI-STATE
T52
BSCK to Data TRI-STATE
34
32
30
ns
T53
BSCK to Address AS MRW DS ECS
34
32
30
ns
USRk10l and EXUSRk30l Active (Note 1)
T54
BSCK Low to BR LowTRI-STATE
26
24
22
ns
T54a
BSCK High to BGACK LowHigh
24
22
20
ns
T54b
High to BGACK TRI-STATE
19
17
15
ns
T55
BSCK to Bus Status Valid
29
27
25
ns
T55b
Sk20l Hold from BSCK
3
3
3
ns
Note 1
BGACK is asserted one bus clock after all the signals (AS DSACK01 BGACK STERM (Extended bus mode) and BG) meet the T45a setup time (see
Section 541 for more information) The address bus AS DS ECS MRW USRk10l and EXUSRk30l will also be driven active on the same clock
Note 2
Sk20l will indicate IDLE at the end of T2 if the last operation is a read operation or at the end of Th if the last operation is a write operation
http
www nationalcom
89



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com