TMS320F2810PBKA datasheet(102/173 Pages) TI

102 / 173 page

102

TMS320F2810, TMS320F2811, TMS320F2812

SPRS174U – APRIL 2001 – REVISED JULY 2019

www.ti.com

Submit Documentation Feedback

Product Folder Links: TMS320F2810 TMS320F2811 TMS320F2812

Detailed Description

6.2.2.6

PWM Characteristics

Characteristics of the PWMs are as follows:

•

16-bit registers

•

Wide range of programmable deadband for the PWM output pairs

•

Change of the PWM carrier frequency for PWM frequency wobbling as needed

•

Change of the PWM pulse widths within and after each PWM period as needed

•

External-maskable power and drive-protection interrupts

•

Pulse-pattern-generator circuit, for programmable generation of asymmetric, symmetric, and four-

space vector PWM waveforms

•

Minimized CPU overhead using auto-reload of the compare and period registers

•

The PWM pins are driven to a high-impedance state when the PDPINTx pin is driven low and after

PDPINTx signal qualification. The PDPINTx pin (after qualification) is reflected in bit 8 of the

COMCONx register.

–

PDPINTA pin status is reflected in bit 8 of COMCONA register.

–

PDPINTB pin status is reflected in bit 8 of COMCONB register.

•

EXTCON register bits provide options to individually trip control for each PWM pair of signals

6.2.2.7

Capture Unit

The capture unit provides a logging function for different events or transitions. The values of the selected

GP timer counter is captured and stored in the two-level-deep FIFO stacks when selected transitions are

detected on capture input pins, CAPx (x = 1, 2, or 3 for EVA; and x = 4, 5, or 6 for EVB). The capture unit

consists of three capture circuits.

Capture units include the following features:

•

One 16-bit capture control register, CAPCONx (R/W)

•

One 16-bit capture FIFO status register, CAPFIFOx

•

Selection of GP timer 1/2 (for EVA) or 3/4 (for EVB) as the time base

•

Three 16-bit 2-level-deep FIFO stacks, one for each capture unit

•

Three capture input pins (CAP1/2/3 for EVA, CAP4/5/6 for EVB)—one input pin per capture unit. [All

inputs are synchronized with the device (CPU) clock. In order for a transition to be captured, the input

must hold at its current level to meet the input qualification circuitry requirements. The input pins

CAP1/2 and CAP4/5 can also be used as QEP inputs to the QEP circuit.]

•

User-specified transition (rising edge, falling edge, or both edges) detection

•

Three maskable interrupt flags, one for each capture unit

•

The capture pins can also be used as general-purpose interrupt pins, if they are not used for the

capture function.

6.2.2.8

Quadrature-Encoder Pulse (QEP) Circuit

Two capture inputs (CAP1 and CAP2 for EVA; CAP4 and CAP5 for EVB) can be used to interface the on-

chip QEP circuit with a quadrature encoder pulse. Full synchronization of these inputs is performed on-

chip. Direction or leading-quadrature pulse sequence is detected, and GP timer 2/4 is incremented or

decremented by the rising and falling edges of the two input signals (four times the frequency of either

input pulse).

With EXTCONA register bits, the EVA QEP circuit can use CAP3 as a capture index pin as well. Similarly,

with EXTCONB register bits, the EVB QEP circuit can use CAP6 as a capture index pin.

6.2.2.9

External ADC Start-of-Conversion

EVA/EVB start-of-conversion (SOC) can be sent to an external pin (EVASOC/EVBSOC) for external ADC

interface. EVASOC and EVBSOC are MUXed with T2CTRIP and T4CTRIP, respectively.

TMS320F2810PBKA Datasheet(PDF) 102 Page - Texas Instruments

TMS320F2810PBKA Datasheet(HTML) 102 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL