TMS320F2810PBKA datasheet(103/173 Pages) TI

103 / 173 page

Digital Value = 0

, when ADCIN

ADCLO

Digital Value = 4095

, when ADCIN

3 V

, when ADCLO

ADCIN

3 V

Digital Value = floor 4096 ´

ADCIN

ADCLO

(

103

TMS320F2810, TMS320F2811, TMS320F2812

www.ti.com

SPRS174U – APRIL 2001 – REVISED JULY 2019

Submit Documentation Feedback

Product Folder Links: TMS320F2810 TMS320F2811 TMS320F2812

Detailed Description

6.2.3

Enhanced Analog-to-Digital Converter (ADC) Module

A simplified functional block diagram of the ADC module is shown in Figure 6-4. The ADC module

consists of a 12-bit ADC with a built-in sample-and-hold (S/H) circuit. Functions of the ADC module

include:

•

12-bit ADC core with built-in S/H

•

Analog input: 0.0 V to 3.0 V (voltages above 3.0 V produce full-scale conversion results)

•

Fast conversion rate: 80 ns at 25-MHz ADC clock, 12.5 MSPS

•

16-channel, MUXed inputs

•

Autosequencing capability provides up to 16 “autoconversions” in a single session. Each conversion

can be programmed to select any 1 of 16 input channels

•

Sequencer can be operated as two independent 8-state sequencers or as one large 16-state

sequencer (that is, two cascaded 8-state sequencers)

•

Sixteen result registers (individually addressable) to store conversion values

–

The digital value of the input analog voltage is derived by:

•

Multiple triggers as sources for the start-of-conversion (SOC) sequence

–

S/W – software immediate start

–

EVA – Event manager A (multiple event sources within EVA)

–

EVB – Event manager B (multiple event sources within EVB)

•

Flexible interrupt control allows interrupt request on every end-of-sequence (EOS) or every other EOS

•

Sequencer can operate in “start/stop” mode, allowing multiple “time-sequenced triggers” to synchronize

conversions

•

EVA and EVB triggers can operate independently in dual-sequencer mode

•

Sample-and-hold (S/H) acquisition time window has separate prescale control

The ADC module in the F281x has been enhanced to provide flexible interface to event managers A and

B. The ADC interface is built around a fast, 12-bit ADC module with a fast conversion rate of 80 ns at 25-

MHz ADC clock. The ADC module has 16 channels, configurable as two independent 8-channel modules

to service event managers A and B. The two independent 8-channel modules can be cascaded to form a

16-channel module. Although there are multiple input channels and two sequencers, there is only one

converter in the ADC module. Figure 6-4 shows the block diagram of the F281x ADC module.

The two 8-channel modules have the capability to autosequence a series of conversions, each module

has the choice of selecting any one of the respective eight channels available through an analog MUX. In

the cascaded mode, the autosequencer functions as a single 16-channel sequencer. On each sequencer,

once the conversion is complete, the selected channel value is stored in its respective RESULT register.

Autosequencing allows the system to convert the same channel multiple times, allowing the user to

perform oversampling algorithms. This gives increased resolution over traditional single-sampled

conversion results.

TMS320F2810PBKA Datasheet(PDF) 103 Page - Texas Instruments

TMS320F2810PBKA Datasheet(HTML) 103 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL