 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MC9S08DN60F1CLF Datasheet(PDF) 22 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC9S08DN60F1CLF Datasheet(HTML) 22 Page - Freescale Semiconductor, Inc |
|
|
22 / 356 page  Chapter 1 Device Overview MC9S08DN60 Series Data Sheet, Rev 3 22 Freescale Semiconductor Figure 1-2. MC9S08DN60 System Clock Distribution Diagram TPM1 TPM2 IIC SCI1 BDC CPU ADC FLASH MCG MCGOUT ÷2 BUSCLK MCGLCLK MCGERCLK COP * The fixed frequency clock (FFCLK) is internally synchronized to the bus clock and must not exceed one half of the bus clock frequency. Flash and EEPROM have frequency requirements for program and erase operation. See the electricals appendix for details. ADC has min and max frequency requirements. See the ADC chapter and electricals appendix for details. XOSC EXTAL XTAL EEPROM SPI FFCLK* MCGFFCLK RTC 1 kHZ LPO TPM1CLK TPM2CLK MCGIRCLK ÷2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
