| Electronic Components Datasheet Search |
|
MC9S08DN60F1CLF Datasheet(PDF) 59 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC9S08DN60F1CLF Datasheet(HTML) 59 Page - Freescale Semiconductor, Inc |
|
59 / 356 page ![]() Chapter 4 Memory MC9S08DN60 Series Data Sheet, Rev 3 Freescale Semiconductor 59 4.5.11.3 Flash and EEPROM Configuration Register (FCNFG) 4.5.11.4 Flash and EEPROM Protection Register (FPROT and NVPROT) The FPROT register defines which Flash and EEPROM sectors are protected against program and erase operations. During the reset sequence, the FPROT register is loaded from the nonvolatile location NVPROT. To change the protection that will be loaded during the reset sequence, the sector containing NVPROT must be unprotected and erased, then NVPROT can be reprogrammed. FPROT bits are readable at any time and writable as long as the size of the protected region is being increased. Any write to FPROT that attempts to decrease the size of the protected memory will be ignored. Trying to alter data in any protected area will result in a protection violation error and the FPVIOL flag will be set in the FSTAT register. Mass erase is not possible if any one of the sectors is protected. Figure 4-8. Flash and EEPROM Protection Register (FPROT) 76543210 R0 EPGSEL KEYACC Reserved1 1 User must write a 1 to this bit. Failing to do so may result in unexpected behavior. 0001 W Reset 00010001 = Unimplemented or Reserved Figure 4-7. Flash Configuration Register (FCNFG) Table 4-10. FCNFG Register Field Descriptions Field Description 6 EPGSEL EEPROM Page Select — This bit selects which EEPROM page is accessed in the memory map. 0 Page 0 is in foreground of memory map. Page 1 is in background and can not be accessed. 1 Page 1 is in foreground of memory map. Page 0 is in background and can not be accessed. 5 KEYACC Enable Writing of Access Key — This bit enables writing of the backdoor comparison key. For more detailed information about the backdoor key mechanism, refer to Section 4.5.9, “Security.” 0 Writes to 0xFFB0–0xFFB7 are interpreted as the start of a Flash programming or erase command. 1 Writes to NVBACKKEY (0xFFB0–0xFFB7) are interpreted as comparison key writes. 76543210 R EPS1 1 Background commands can be used to change the contents of these bits in FPROT. FPS1 W Reset This register is loaded from nonvolatile location NVPROT during reset. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |