Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MC9S08DN60F1CLF Datasheet(PDF) 75 Page - Freescale Semiconductor, Inc

Part # MC9S08DN60F1CLF
Description  Microcontrollers
PDF  356 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC9S08DN60F1CLF Datasheet(HTML) 75 Page - Freescale Semiconductor, Inc

Back Button MC9S08DN60F1CLF Datasheet HTML 71Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 72Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 73Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 74Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 75Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 76Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 77Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 78Page - Freescale Semiconductor, Inc MC9S08DN60F1CLF Datasheet HTML 79Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 356 page
background image
Chapter 5 Resets, Interrupts, and General System Control
MC9S08DN60 Series Data Sheet, Rev 3
Freescale Semiconductor
75
5.8.5
System Options Register 2 (SOPT2)
This high page register contains bits to configure MCU specific features on the MC9S08DN60 Series
devices.
76543210
R
COPCLKS1
1 This bit can be written only one time after reset. Additional writes are ignored.
COPW1
0
ADHTS
0
MCSEL
W
Reset:
00000000
= Unimplemented or Reserved
Figure 5-6. System Options Register 2 (SOPT2)
Table 5-7. SOPT2 Register Field Descriptions
Field
Description
7
COPCLKS
COP Watchdog Clock Select — This write-once bit selects the clock source of the COP watchdog. See
Table 5-6 for details.
0 Internal 1-kHz clock is source to COP.
1 Bus clock is source to COP.
6
COPW
COP Window — This write-once bit selects the COP operation mode. When set, the 0x55-0xAA write sequence
to the SRS register must occur in the last 25% of the selected period. Any write to the SRS register during the
first 75% of the selected period will reset the MCU.
0 Normal COP operation.
1 Window COP operation.
4
ADHTS
ADC Hardware Trigger Select — This bit selects which hardware trigger initiates conversion for the analog to
digital converter when the ADC hardware trigger is enabled (ADCTRG is set in ADCSC2 register).
0 Real Time Counter (RTC) overflow.
1 External Interrupt Request (IRQ) pin.
2:0
MCSEL
MCLK Divide Select— These bits enable the MCLK output on PTA0 pin and select the divide ratio for the MCLK
output according to the formula below when the MCSEL bits are not equal to all zeroes. In case that the MCSEL
bits are all zeroes, the MCLK output is disabled.
MCLK frequency = Bus Clock frequency
÷ (2 * MCSEL)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com