MC9S08DN60F1CLF datasheet(77/356 Pages) FREESCALE

77 / 356 page

Chapter 5 Resets, Interrupts, and General System Control

MC9S08DN60 Series Data Sheet, Rev 3

Freescale Semiconductor

5.8.7

System Power Management Status and Control 1 Register

(SPMSC1)

This high page register contains status and control bits to support the low-voltage detect function, and to

enable the bandgap voltage reference for use by the ADC and ACMP modules. This register should be

written during the user’s reset initialization program to set the desired controls even if the desired settings

are the same as the reset settings.

Figure 5-9. System Power Management Status and Control 1 Register (SPMSC1)

76543210

LVWF1

1 LVWF will be set in the case when V

Supply transitions below the trip point or after reset and VSupply is already below VLVW.

LVWIE

LVDRE2

2 This bit can be written only one time after reset. Additional writes are ignored.

LVDSE

LVDE2

BGBE

LVWACK

Reset:

00011100

= Unimplemented or Reserved

Table 5-10. SPMSC1 Register Field Descriptions

Field

Description

LVWF

Low-Voltage Warning Flag — The LVWF bit indicates the low-voltage warning status.

0 low-voltage warning is not present.

1 low-voltage warning is present or was present.

LVWACK

Low-Voltage Warning Acknowledge — If LVWF = 1, a low-voltage condition has occurred. To acknowledge this

low-voltage warning, write 1 to LVWACK, which will automatically clear LVWF to 0 if the low-voltage warning is

no longer present.

LVWIE

Low-Voltage Warning Interrupt Enable — This bit enables hardware interrupt requests for LVWF.

0 Hardware interrupt disabled (use polling).

1 Request a hardware interrupt when LVWF = 1.

LVDRE

Low-Voltage Detect Reset Enable — This write-once bit enables LVD events to generate a hardware reset

(provided LVDE = 1).

0 LVD events do not generate hardware resets.

1 Force an MCU reset when an enabled low-voltage detect event occurs.

LVDSE

Low-Voltage Detect Stop Enable — Provided LVDE = 1, this read/write bit determines whether the low-voltage

detect function operates when the MCU is in stop mode.

0 Low-voltage detect disabled during stop mode.

1 Low-voltage detect enabled during stop mode.

LVDE

Low-Voltage Detect Enable — This write-once bit enables low-voltage detect logic and qualiﬁes the operation

of other bits in this register.

0 LVD logic disabled.

1 LVD logic enabled.

BGBE

Bandgap Buffer Enable — This bit enables an internal buffer for the bandgap voltage reference for use by the

ADC and ACMP modules on one of its internal channels.

0 Bandgap buffer disabled.

1 Bandgap buffer enabled.

MC9S08DN60F1CLF Datasheet(PDF) 77 Page - Freescale Semiconductor, Inc

MC9S08DN60F1CLF Datasheet(HTML) 77 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL