ST10F280_12 datasheet(52/239 Pages) STMICROELECTRONICS

52 / 239 page

Central Processing Unit (CPU)

ST10F280

52/239

Doc ID 8673 Rev. 3

Central Processing Unit (CPU)

The CPU includes a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and

dedicated SFRs. Additional hardware has been added for a separate multiply and divide

unit, a bit-mask generator and a barrel shifter.

Most of the ST10F280’s instructions can be executed in one instruction cycle which requires

50ns at 40MHz CPU clock. For example, shift and rotate instructions are processed in one

instruction cycle independent of the number of bits to be shifted.

Multiple-cycle instructions have been optimized: branches are carried out in 2 cycles, 16 x

16 bit multiplication in 5 cycles and a 32/16 bit division in 10 cycles.

The jump cache reduces the execution time of repeatedly performed jumps in a loop, from

2 cycles to 1 cycle.

The CPU uses a bank of 16 word registers to run the current context. This bank of General

Purpose Registers (GPR) is physically stored within the on-chip Internal RAM (IRAM) area.

A Context Pointer (CP) register determines the base address of the active register bank to

be accessed by the CPU.

The number of register banks is only restricted by the available Internal RAM space. For

easy parameter passing, a register bank may overlap others.

A system stack of up to 1024 bytes is provided as a storage for temporary data. The system

stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack

pointer (SP) register.

Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer

value upon each stack access for the detection of a stack overflow or underflow.

Figure 9.

CPU block diagram (MAC unit not included)

ST10F280 Datasheet(PDF) 52 Page - STMicroelectronics