Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ST10F280 Datasheet(PDF) 57 Page - STMicroelectronics

Part # ST10F280
Description  16-bit MCU with MAC unit, 512 Kbyte Flash memory and 18 Kbyte RAM
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F280 Datasheet(HTML) 57 Page - STMicroelectronics

Back Button ST10F280_12 Datasheet HTML 53Page - STMicroelectronics ST10F280_12 Datasheet HTML 54Page - STMicroelectronics ST10F280_12 Datasheet HTML 55Page - STMicroelectronics ST10F280_12 Datasheet HTML 56Page - STMicroelectronics ST10F280_12 Datasheet HTML 57Page - STMicroelectronics ST10F280_12 Datasheet HTML 58Page - STMicroelectronics ST10F280_12 Datasheet HTML 59Page - STMicroelectronics ST10F280_12 Datasheet HTML 60Page - STMicroelectronics ST10F280_12 Datasheet HTML 61Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 239 page
background image
ST10F280
Central Processing Unit (CPU)
Doc ID 8673 Rev. 3
57/239
6.3
MAC coprocessor specific instructions
The following table gives an overview of the MAC instruction set. All the mnemonics are
listed with the addressing modes that can be used with each instruction.
For each combination of mnemonic and addressing mode this table indicates if it is
repeatable or not
New addressing capabilities enable the CPU to supply the MAC with up to 2 operands per
instruction cycle. MAC instructions: multiply, multiply-accumulate, 32-bit signed arithmetic
operations and the CoMOV transfer instruction have been added to the standard instruction
set. Full details are provided in the ‘ST10 Family Programming Manual’. Double indirect
addressing requires two pointers. Any GPR can be used for one pointer, the other pointer is
provided by one of two specific SFRs IDX0 and IDX1. Two pairs of offset registers QR0/QR1
and QX0/QX1 are associated with each pointer (GPR or IDXi).
The GPR pointer allows access to the entire memory space, but IDXi are limited to the
internal Dual-Port RAM, except for the CoMOV instruction.
RETS
Return from inter-segment subroutine
2
RETP
Return from intra-segment subroutine and pop direct
word register from system stack
2
RETI
Return from interrupt service subroutine
2
SRST
Software Reset
4
IDLE
Enter Idle Mode
4
PWRDN
Enter Power Down Mode (supposes NMI-pin being low)
4
SRVWDT
Service Watchdog Timer
4
DISWDT
Disable Watchdog Timer
4
EINIT
Signify End-of-Initialization on RSTOUT-pin
4
ATOMIC
Begin ATOMIC sequence
2
EXTR
Begin EXTended Register sequence
2
EXTP(R)
Begin EXTended Page (and Register) sequence
2 / 4
EXTS(R)
Begin EXTended Segment (and Register) sequence
2 / 4
NOP
Null operation
2
Table 4.
Instruction set summary (continued)
Mnemonic
Description
Bytes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com