26HS01GTAM03 datasheet(108/166 Pages) INFINEON

108 / 166 page

Datasheet

108 of 166

002-12337 Rev. *Y

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

HYPERBUS™ interface, 1.8V/3.0V

Registers

5.3.2

Status register 2 (STR2x) (x1)

Status Register 2 provides device status on operations. The functionality of supported Status Register 2 type is

described in Table 92.

Table 92

Status register 2 (x1)[26]

Bit number

Name

Function

Read/write

N = Nonvolatile

V = Volatile

Factory

default

(binary)

Description

STR2V[7:5]

RESRVD

Reserved for Future Use

V -> R

This bit is Reserved for future use. This bit must always be

written/loaded to its default state.

STR2V[4]

DICRCS

Memory Array Data

Integrity Check CRC

Suspend Status Flag

V -> R

Description: The DICRCS bit is used to determine when the

device is in Memory Array Data Integrity Check CRC suspend

mode.

Selection Options:

0 = Memory Array Data Integrity Check CRC is not in suspend

mode

1 = Memory Array Data Integrity Check CRC is in suspend

mode

Dependency: N/A

STR2V[3]

DICRCA

Memory Array Data

Integrity Check CRC

Abort Status Flag

V -> R

Description: The DICRCA bit indicates that the Memory Array

Data Integrity Check CRC calculation operation was

aborted. The abort condition is based on ending address

(ENDADD) and starting address (STRADD) relationship. If

ENDADD < STRADD + 3, then DICRCA will be set and the

device will return to the Standby state. DICRCA flag gets

cleared at the next Data Integrity CRC calculation operation

when ENDADD ≥ STRADD + 3.

Selection Options:

0 = Memory Array Data Integrity Check CRC calculation Is not

aborted

1 = Memory Array Data Integrity Check CRC calculation is

aborted

Dependency: N/A

STR2V[2]

SESTAT

Sector Erase

Success/Failure Status

Flag

V -> R

Description: The SESTAT bit indicates whether the erase

operation on the sector completed successfully. Evaluate

Erase Status transaction (EVERS_4_0) must be executed

prior to reading SESTAT bit which specifies the sector

address.

Selection Options:

1 = Addressed sector (EVERS_4_0) was erased successfully

0 = Addressed sector (EVERS_4_0) was not erased success-

fully

Dependency: N/A

STR2V[1]

ERASES

Erase operation

Suspend Status Flag

V -> R

Description: The ERASES bit is used to indicate if the Erase

operation is suspended.

Selection Options:

0 = Erase operation is not in suspend mode

1 = Erase operation is in suspend mode

Dependency: N/A

STR2V[0]

PROGMS

Program operation

Suspend Status Flag

V -> R

Description: The PROGMS bit is used to indicate if the

Program operation is suspended.

Selection Options:

0 = Program operation is not in suspend mode

1 = Program operation is in suspend mode

Dependency: N/A

Note

26. STR2x value during POR, Hardware Reset, Software Reset, DPD Exit, and CS# Signaling Reset is not valid. STR2x bits are valid only when SRT1V[0] /

RDYBSY = 0.

26HS01GTAM03 Datasheet(PDF) 108 Page - Infineon Technologies AG

26HS01GTAM03 Datasheet(HTML) 108 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL