Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ST10F280 Datasheet(PDF) 105 Page - STMicroelectronics

Part # ST10F280
Description  16-bit MCU with MAC unit, 512 Kbyte Flash memory and 18 Kbyte RAM
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F280 Datasheet(HTML) 105 Page - STMicroelectronics

Back Button ST10F280_12 Datasheet HTML 101Page - STMicroelectronics ST10F280_12 Datasheet HTML 102Page - STMicroelectronics ST10F280_12 Datasheet HTML 103Page - STMicroelectronics ST10F280_12 Datasheet HTML 104Page - STMicroelectronics ST10F280_12 Datasheet HTML 105Page - STMicroelectronics ST10F280_12 Datasheet HTML 106Page - STMicroelectronics ST10F280_12 Datasheet HTML 107Page - STMicroelectronics ST10F280_12 Datasheet HTML 108Page - STMicroelectronics ST10F280_12 Datasheet HTML 109Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 239 page
background image
ST10F280
Parallel ports
Doc ID 8673 Rev. 3
105/239
As all other capture inputs, the capture input function of pins P1H.7...P1H.4 can also be
used as external interrupt inputs (200 ns sample rate at 40MHz CPU clock).
During external accesses in de-multiplexed bus modes PORT1 outputs the 16-bit intra-
segment address as an alternate output function.
During external accesses in multiplexed bus modes, when no BUSCON register selects a
de-multiplexed bus mode, PORT1 is not used and is available for general purpose I/O (see
Figure 31).
When an external bus mode is enabled, the direction of the port pin and the loading of data
into the port output latch are controlled by the bus controller hardware. The input of the port
output latch is disconnected from the internal bus and is switched to the line labeled
“Alternate Data Output” via a multiplexer. The alternate data is the 16-bit intra-segment
address.
While an external bus mode is enabled, the user software should not write to the port output
latch, otherwise unpredictable results may occur. When the external bus modes are
disabled, the contents of the direction register last written by the user becomes active.
Figure 31.
Port 1 I/O and alternate functions
The figure below shows the structure of a PORT1 pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com