Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32WBA50KG Datasheet(PDF) 97 Page - STMicroelectronics

Part # STM32WBA50KG
Description  Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M33 with FPU, Bluetooth® 5.4 radio solution
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WBA50KG Datasheet(HTML) 97 Page - STMicroelectronics

Back Button STM32WBA50KG Datasheet HTML 93Page - STMicroelectronics STM32WBA50KG Datasheet HTML 94Page - STMicroelectronics STM32WBA50KG Datasheet HTML 95Page - STMicroelectronics STM32WBA50KG Datasheet HTML 96Page - STMicroelectronics STM32WBA50KG Datasheet HTML 97Page - STMicroelectronics STM32WBA50KG Datasheet HTML 98Page - STMicroelectronics STM32WBA50KG Datasheet HTML 99Page - STMicroelectronics STM32WBA50KG Datasheet HTML 100Page - STMicroelectronics STM32WBA50KG Datasheet HTML 101Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 110 page
background image
DS14688 Rev 1
97/110
STM32WBA50KG
Electrical characteristics
103
5.3.25
I2C interface characteristics
The I2C interface meets the timings requirements of the I2C-bus specification and user
manual rev. 03 for:
•
Standard-mode (Sm): bit rate up to 100 kbit/s
•
Fast-mode (Fm): bit rate up to 400 kbit/s
•
Fast-mode Plus (Fm+): bit rate up to 1 Mbit/s.
The I2C timings are valid when the I2C peripheral is properly configured (see the reference
manual).
The SDA and SCL I/O requirements are met with the following restriction: the SDA and SCL
I/O pins are not “true” open-drain. When configured as open-drain, the PMOS connected
between the I/O pin and VDD is disabled, but is still present. I2C SDA and SCL use I/O FT
structure with _f option supporting Fm+ low-level output-current maximum requirement.
Refer to Section 5.3.16 for I2C I/O characteristics.
All I2C SDA and SCL I/Os embed an analog filter, refer to Table 76 for its characteristics.
1. The exact timings depend upon the phasing of the APB interface clock vs. the IWDG kernel clock, hence there is always a
full kernel clock period of uncertainty.
2. Specified by design, not tested in production.
Table 75. WWDG min/max timeout value at 100 MHz (PCLK)
Prescaler divider
WDGTB[2:0]
Min timeout value
Max timeout value
Unit
/1
0
0.040
1.621
ms
/2
1
0.081
5.242
/4
2
0.163
10.485
/8
3
0.327
20.971
/16
4
0.655
41.943
/32
5
1.310
83.886
/64
6
2.621
167.772
/128
7
5.242
335.544
Table 76. I2C analog filter characteristics(1)
1. Specified by design, not tested in production.
Symbol
Parameter
Min
Max
Unit
tAF
Maximum pulse width of spikes suppressed by the analog filter
50(2)
2. Spikes with widths below tAF min are filtered.
190(3)
3. Spikes with widths above tAF max are not filtered.
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com