STM32WBA50KG datasheet(31/110 Pages) STMICROELECTRONICS

31 / 110 page

DS14688 Rev 1

31/110

STM32WBA50KG

Functional overview

The GPIO allows dynamic I/O control in Stop 0 mode thanks to GPDMA1. All I/Os can be

configured and controlled as input or output (open-drain or push-pull depending on GPIO

configuration).

When enabled in the PWR, latest I/Os output level can be retained by pulling the I/Os high

or low before entering Standby mode. I/O levels are retained after exit from Standby mode,

until they are reconfigured by software.

3.12

System configuration controller (SYSCFG)

The main purpose of the SYSCFG (system configuration controller) are the following:

•

Managing robustness features

•

Configuring FPU interrupts

•

Enabling/disabling the I2C fast-mode plus high-drive mode of some I/Os and booster

for I/Os analog switches

•

Managing the I/O compensation

•

Provides memory erase status

3.13

Peripheral interconnect matrix

Several peripherals have direct connections between them, to have autonomous

communication between them and to support the saving of CPU resources (thus power

supply consumption). In addition, these hardware connections allow fast and predictable

latency.

Depending on the peripherals, these interconnections can operate in Run, Sleep and Stop

modes.

3.14

General purpose direct memory access controller (GPDMA)

This controller is a bus master and system peripheral.

The GPDMA is used to perform programmable data transfers between memory-mapped

peripherals and/or memories via linked-lists, upon the control of an off-loaded CPU.

The GPDMA main features are:

•

Dual bidirectional AHB master

•

Memory-mapped data transfers from a source to a destination:

–

Peripheral-to-memory

–

Memory-to-peripheral

–

Memory-to-memory

–

Peripheral-to-peripheral

•

Autonomous data transfers during Run, Sleep and Stop 0 modes

•

Transfers arbitration based on a four-grade programmed priority at a channel level:

–

One high-priority traffic class, for time-sensitive channels (queue 3)

–

Three low-priority traffic classes, with a weighted round-robin allocation for non

time-sensitive channels (queues 0, 1, 2)

STM32WBA50KG Datasheet(PDF) 31 Page - STMicroelectronics

STM32WBA50KG Datasheet(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL