STM32WBA50KG datasheet(41/110 Pages) STMICROELECTRONICS

41 / 110 page

DS14688 Rev 1

41/110

STM32WBA50KG

Functional overview

3.23.1

Advanced-control timers (TIM1)

The advanced-control timers can each be seen as a three-phase PWM multiplexed on six

channels. They have complementary PWM outputs with programmable inserted

dead-times. They can also be seen as complete general-purpose timers.

The four independent channels can be used for:

•

Input capture

•

Output compare

•

PWM generation (edge- or center-aligned modes) with full modulation capability

(0 - 100%)

•

One-pulse mode output

In Debug mode, the advanced-control timer counter can be frozen and the PWM outputs

disabled to turn off any power switches driven by these outputs.

Many features are shared with the general-purpose TIMx timers (described in the next

section) using the same architecture, so the advanced-control timers can work together with

the TIMx timers via the Timer Link feature for synchronization or event chaining.

3.23.2

General-purpose timers (TIM2, TIM16)

There are two synchronizable general-purpose timers embedded in the device (see

Table 14 for differences). Each general-purpose timer can be used to generate PWM

outputs, or act as a simple time base.

•

TIM2

–

Full-featured general-purpose timer with 32-bit auto-reload up/downcounter, with

16-bit prescaler.

–

Feature four independent channels for input capture/output compare, PWM or

one-pulse mode output. They can work together, or with the other general-purpose

timers via the Timer Link feature for synchronization or event chaining.

–

The counters can be frozen in Debug mode.

–

Independent DMA request generation, support of quadrature encoders.

•

TIM16

–

General-purpose timers with mid-range features.

–

16-bit auto-reload upcounters and 16-bit prescalers. and one channel and one

complementary channel.

–

All channels can be used for input capture/output compare, PWM or one-pulse

mode output.

–

The counters can be frozen in Debug mode.

–

Independent DMA request generation.

3.23.3

Low-power timer (LPTIM1)

The devices embed one low-power timer, with an independent clock, running in Stop mode

if clocked by HSI16, LSE, LSI, or an external clock. This timer is able to wake up the system

from Stop mode.

LPTIM1 is active in Stop modes.

The low-power timer supports the following features:

STM32WBA50KG Datasheet(PDF) 41 Page - STMicroelectronics

STM32WBA50KG Datasheet(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL