Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SN8F5708 Datasheet(PDF) 67 Page - SONiX Technology Company

Part # SN8F5708
Description  8051-based Microcontroller
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SONIX [SONiX Technology Company]
Direct Link  http://www.sonix.com.tw
Logo SONIX - SONiX Technology Company

SN8F5708 Datasheet(HTML) 67 Page - SONiX Technology Company

Back Button SN8F5708 Datasheet HTML 63Page - SONiX Technology Company SN8F5708 Datasheet HTML 64Page - SONiX Technology Company SN8F5708 Datasheet HTML 65Page - SONiX Technology Company SN8F5708 Datasheet HTML 66Page - SONiX Technology Company SN8F5708 Datasheet HTML 67Page - SONiX Technology Company SN8F5708 Datasheet HTML 68Page - SONiX Technology Company SN8F5708 Datasheet HTML 69Page - SONiX Technology Company SN8F5708 Datasheet HTML 70Page - SONiX Technology Company SN8F5708 Datasheet HTML 71Page - SONiX Technology Company Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 204 page
background image
www.sonix.com.tw
SN8F5708 Series
Copyright © 2019, SONiX Technology Co., Ltd.
Interrupt
Datasheet Rev. 2.4
67
S0CON Register (0X98)
Bit
Field
Type
Initial
Description
1
TI0
R/W
0
UART transmit interrupt request flag. It indicates
completion of a serial transmission at UART. It is set by
hardware at the end of bit 8 in mode 0 or at the
beginning of a stop bit in other modes. It must be
cleared by software.
0: None UART transmit interrupt request.
1: UART transmit interrupt request.
0
RI0
R/W
0
UART receive interrupt request flag. It is set by hardware
after completion of a serial reception at UART. It is set by
hardware at the end of bit 8 in mode 0 or in the middle
of a stop bit in other modes. It must be cleared by
software.
0: None UART receive interrupt request.
1: UART receive interrupt request.
Else
Refer to other chapter(s)
SPSTA Register (0XE1)
Bit
Field
Type
Initial
Description
7
SPIF
R
0
SPI complete communication flag
Set automatically at the end of communication
Cleared automatically by reading SPSTA, SPDAT registers
4
MODF
R
0
Mode fault flag
Else
Refer to other chapter(s)
I2CCON Register (0XDC)
Bit
Field
Type
Initial
Description
7
SI
R/W
0
Serial interrupt flag
The SI is set by hardware when one of 25 out of 26
possible I2C states is entered. The only state that does
not set the SI is state F8h, which indicates that no
relevant state information is available. The SI flag must
be cleared by software. In order to clear the SI bit, ‘0’
must be written to this bit. Writing a ‘1’ to SI bit does
not change value of the SI.
Else
Refer to other chapter(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com